NDLI: On-line dead-time compensation technique for open-loop PWM-VSI drives

Content Provider	IEEE Xplore Digital Library
Author	Munoz, A.R. Lipo, T.A.
Copyright Year	1986
Abstract	A new on-line dead-time compensation technique for low-cost open-loop pulsewidth modulation voltage-source inverter (PWM-VSI) drives is presented. Because of the growing numbers of open-loop drives operating in the low-speed region, the synthesis of accurate output voltages has become an important issue where low-cost implementation plays an important role. The so-called average dead-time compensation techniques rely on two basic parameters to compensate for this effect: the magnitude of the volt seconds lost during each PWM cycle and the direction of the current. In a low-cost implementation, it is impractical to attempt an on-line measurement of the volt-seconds error introduced in each cycle-instead an off-line measurement is favored. On the other hand, the detection of the current direction must be done on line. This becomes increasingly difficult at lower frequencies and around the zero crossings, leading to erroneous compensation and voltage distortion. This paper presents a simple and cost-effective solution to this problem by using an instantaneous back calculation of the phase angle of the current. Given the closed-loop characteristic of the back calculation, the zero crossing of the current is accurately obtained, thus allowing for a better dead-time compensation. Experimental results validating the proposed method are presented.
Sponsorship	IEEE Power Electronics Society
Starting Page	683
Ending Page	689
Page Count	7
File Size	170651
File Format	PDF
ISSN	08858993
Volume Number	14
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation Voltage Pulse width modulation inverters Switches Distortion measurement Frequency Blanking Current measurement Space vector pulse width modulation Pulse inverters
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On-line dead time compensation technique for open-loop PWM-VSI drives

Fully digital, vector-controlled PWM VSI-fed AC drives with an inverter dead-time compensation strategy

Carrier-based PWM-VSI overmodulation strategies: analysis, comparison, and design

Fully digital, vector-controlled PWM VSI-fed AC drives with an inverter dead-time compensation strategy

A Simple and Direct Dead-Time Effect Compensation Scheme in PWM-VSI

Elimination of Dead-time in PWM Controlled Inverters

Modulating Functions of Space Vector PWM for Three-Leg VSI-Fed Unbalanced Two-Phase Induction Motors

Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies

An accurate approach of dead-time compensation for three-phase DC/AC inverter

On-line dead-time compensation technique for open-loop PWM-VSI drives

Similar Documents

On-line dead time compensation technique for open-loop PWM-VSI drives

Fully digital, vector-controlled PWM VSI-fed AC drives with an inverter dead-time compensation strategy

Carrier-based PWM-VSI overmodulation strategies: analysis, comparison, and design

Fully digital, vector-controlled PWM VSI-fed AC drives with an inverter dead-time compensation strategy

A Simple and Direct Dead-Time Effect Compensation Scheme in PWM-VSI

Elimination of Dead-time in PWM Controlled Inverters

Modulating Functions of Space Vector PWM for Three-Leg VSI-Fed Unbalanced Two-Phase Induction Motors

Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies

An accurate approach of dead-time compensation for three-phase DC/AC inverter

On-line dead-time compensation technique for open-loop PWM-VSI drives