NDLI: DDMPs: self-timed super-pipelined data-driven multimedia processors

Content Provider	IEEE Xplore Digital Library
Author	Terada, H. Miyata, S. Iwata, M.
Copyright Year	1963
Abstract	This paper describes the world's first commercial data-driven multimedia processors (DDMPs), developed jointly by Osaka University Kochi University of Technology, and Sharp Corporation. The data-driven principle underlying the structure of these processors was realized in a super-pipelined implementation, which was in turn based on a self-timed clocking scheme. This design made it possible to realize single chip DDMPs capable of executing tens of billions of signal processing operations per second with power consumption as low as 2 W. In terms of operations per watt, the processors exhibit threefold to tenfold improvement over conventional sequential digital signal processors (DSPs). The structure of this paper is as follows: 1) a brief introduction to the data-driven processing principle; 2) a detailed description of elementary modules for the realization of self-timed pipeline microprocessors; and 3) a description of the DDMP's developed thus far in the research project, which has continued for more than a decade. Also outlined here are the numerous advantages, in terms of both function and power consumption, of the self-timed pipeline over its synchronous counterparts. Commercially available DSP-oriented asynchronous data-driven processors and their practical applications to consumer appliances such as digital TV receivers are discussed; some programming examples are provided.
Sponsorship	IEEE Publication
Starting Page	282
Ending Page	295
Page Count	14
File Size	1329844
File Format	PDF
ISSN	00189219
Volume Number	87
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-02-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing chips Energy consumption Pipelines Clocks Signal design Digital signal processors Microprocessors Home appliances Digital TV TV receivers
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low power open multimedia application platform for 3G wireless

An 800-MOPS, 110-mW, 1.5-V, parallel DSP for mobile multimedia processing

A 16 bit low-power-consumption digital signal processor using a 80 MOPS redundant binary MAC

The specialization of general purpose processor architecture elements for programmable digital signal processors

A bit-serial architecture for digital signal processing

An area-efficient iterative modified-Booth multiplier based on self-timed clocking

A multimedia DSP chip for portable applications

The TriMedia processor: the price-performance challenge for media processing

The digital signal processor Derby

DDMPs: self-timed super-pipelined data-driven multimedia processors

Similar Documents

A low power open multimedia application platform for 3G wireless

An 800-MOPS, 110-mW, 1.5-V, parallel DSP for mobile multimedia processing

A 16 bit low-power-consumption digital signal processor using a 80 MOPS redundant binary MAC

The specialization of general purpose processor architecture elements for programmable digital signal processors

A bit-serial architecture for digital signal processing

An area-efficient iterative modified-Booth multiplier based on self-timed clocking

A multimedia DSP chip for portable applications

The TriMedia processor: the price-performance challenge for media processing

The digital signal processor Derby

DDMPs: self-timed super-pipelined data-driven multimedia processors