NDLI: Creating small fault dictionaries [logic circuit fault diagnosis]

Content Provider	IEEE Xplore Digital Library
Author	Chess, B. Larrabee, T.
Copyright Year	1982
Abstract	Diagnostic fault simulation can generate enormous amounts of data. The techniques used to manage this data can have significant effect on the outcome of the fault diagnosis procedure. We first demonstrate that if information is removed from a fault dictionary, its ability to diagnose unmodeled faults may be severely curtailed even if dictionary quality metrics remain unaffected; we, therefore, focus on methods for producing small, lossless dictionaries, We present a new dictionary organization based on error sets, which is amenable to standard data-compression techniques. We compare several dictionary organizations and the effect of standard data-compression techniques on each of them. An appropriate organization and encoding makes dictionary-based diagnosis practical for very large circuits.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	346
Ending Page	356
Page Count	11
File Size	257907
File Format	PDF
ISSN	02780070
Volume Number	18
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dictionaries Circuit faults Fault diagnosis Failure analysis Circuit testing Standards organizations Production Manufacturing processes Wire CMOS technology
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Incremental fault diagnosis

Bridge fault diagnosis using stuck-at fault simulation

Logic design verification via test generation

Diagnosing realistic bridging faults with single stuck-at information

Circuit-level dictionaries of CMOS bridging faults

Locating bridging faults using dynamically computed stuck-at fault dictionaries

On the detectability of CMOS floating gate transistor faults

Testing for multiple faults in domino-CMOS logic circuits

Design of multioutput CMOS combinational logic circuits for robust testability

Creating small fault dictionaries [logic circuit fault diagnosis]

Similar Documents

Incremental fault diagnosis

Bridge fault diagnosis using stuck-at fault simulation

Logic design verification via test generation

Diagnosing realistic bridging faults with single stuck-at information

Circuit-level dictionaries of CMOS bridging faults

Locating bridging faults using dynamically computed stuck-at fault dictionaries

On the detectability of CMOS floating gate transistor faults

Testing for multiple faults in domino-CMOS logic circuits

Design of multioutput CMOS combinational logic circuits for robust testability

Creating small fault dictionaries [logic circuit fault diagnosis]