NDLI: A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications

Content Provider	IEEE Xplore Digital Library
Author	Razavi, B.
Copyright Year	1966
Abstract	The design of a radio-frequency transmitter that can operate in two bands while employing a minimal number of external components entails many challenges at both the architecture and the circuit levels. This paper describes the design of a 900-MHz/1.8-GHz transmitter implemented in CMOS technology for dual-band applications. Configured as a two-step architecture, the circuit generates the first upconverted signal in quadrature form and subsequently performs single-sideband modulation to produce the output in two bands. Fabricated in a 0.6-/spl mu/m digital CMOS technology, the transmitter exhibits unwanted spurs 40 dB below the carrier while drawing 75 mW from a 3-V supply.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	573
Ending Page	579
Page Count	7
File Size	415289
File Format	PDF
ISSN	00189200
Volume Number	34
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dual band Radio transmitters CMOS technology GSM Frequency shift keying Radio frequency Circuits Transceivers Signal generators Frequency synthesizers
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 900-MHz/1.8-GHz CMOS receiver for dual-band applications

An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter

A 900-MHz dual-conversion low-IF GSM receiver in 0.35-/spl mu/m CMOS

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$mu$m CMOS

A Quadrature Modulation Transmitter Using Two Frequency Synthesizers

A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop

Direct frequency modulation of an ADPLL for bluetooth/GSM with injection pulling elimination

A CMOS dual-channel, 100-MHz to 1.1-GHz transmitter for cable applications

A single-chip 900-MHz spread-spectrum wireless transceiver in 1-/spl mu/m CMOS. I. Architecture and transmitter design

A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications

Similar Documents

A 900-MHz/1.8-GHz CMOS receiver for dual-band applications

An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter

A 900-MHz dual-conversion low-IF GSM receiver in 0.35-/spl mu/m CMOS

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$mu$m CMOS

A Quadrature Modulation Transmitter Using Two Frequency Synthesizers

A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop

Direct frequency modulation of an ADPLL for bluetooth/GSM with injection pulling elimination

A CMOS dual-channel, 100-MHz to 1.1-GHz transmitter for cable applications

A single-chip 900-MHz spread-spectrum wireless transceiver in 1-/spl mu/m CMOS. I. Architecture and transmitter design

A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications