NDLI: System on silicon-IC for motion compensated scan rate conversion picture-in-picture processing, split screen applications and display processing

Content Provider	IEEE Xplore Digital Library
Author	Schu, M. Scheffler, G. Tuschen, C. Stolze, A.
Copyright Year	1975
Abstract	An IC (available commercially as the SDA9410) for consumer electronics TV sets performing 100 Hz interlaced/60 Hz progressive scan rate conversion has been designed. Picture-in-picture (PIP), split screen and picture improvement capabilities are also integrated. It applies a motion compensating algorithm for high-quality scan rate conversion. The PIP processing is performed using a full frame based scan rate conversion method. Split screen and multi-picture applications with two asynchronous input sources are supported. All field memories are included using a high performance embedded DRAM technology. Therefore the IC, which is compatible with current TV concepts, meets economical demands with increased functionality.
Sponsorship	IEEE Consumer Electronics Society
Starting Page	842
Ending Page	850
Page Count	9
File Size	978025
File Format	PDF
ISSN	00983063
Volume Number	45
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	TV Displays Motion estimation Digital integrated circuits Master-slave Image converters Random access memory Costs Application specific integrated circuits Integrated circuit noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IC for motion-compensated de-interlacing, noise reduction, and picture-rate conversion

IC for motion-compensated 100 Hz TV with natural-motion movie-mode

A digital display processor with integrated 9 bit triple DAC for enhanced TV applications

A Low Power, Scalable, DAC Architecture for Liquid Crystal Display Drivers

Weighted-adaptive motion-compensated frame rate up-conversion

Digital DPCM Codec for TV Signals Based onDeltaM/DPCMDigital Conversions

Digital HDTV compression using parallel motion-compensated transform coders

Speed Improvements for Dual-Slope A/D Converters

IC set for a picture-in-picture system with on-chip memory

System on silicon-IC for motion compensated scan rate conversion picture-in-picture processing, split screen applications and display processing

Similar Documents

IC for motion-compensated de-interlacing, noise reduction, and picture-rate conversion

IC for motion-compensated 100 Hz TV with natural-motion movie-mode

A digital display processor with integrated 9 bit triple DAC for enhanced TV applications

A Low Power, Scalable, DAC Architecture for Liquid Crystal Display Drivers

Weighted-adaptive motion-compensated frame rate up-conversion

Digital DPCM Codec for TV Signals Based onDeltaM/DPCMDigital Conversions

Digital HDTV compression using parallel motion-compensated transform coders

Speed Improvements for Dual-Slope A/D Converters

IC set for a picture-in-picture system with on-chip memory

System on silicon-IC for motion compensated scan rate conversion picture-in-picture processing, split screen applications and display processing