NDLI: Synthesis of application specific instructions for embedded DSP software

Please wait, while we are loading the content...

Synthesis of application specific instructions for embedded DSP software

Content Provider	IEEE Xplore Digital Library
Author	Hoon Choi Jong-Sun Kim Chi-Won Yoon In-Cheol Park Sung Ho Hwang Chong-Min Kyung
Copyright Year	1968
Abstract	Application specific instructions play an important role in reducing the required code size and increasing performance in embedded DSP systems. This paper describes a new approach to generate application specific instructions for DSP applications. The proposed approach is based on a modified subset-sum problem and supports multicycle complex instructions, as well as single-cycle instructions, while the previous state-of-the-art approaches generate only the single-cycle instructions or just select instructions from the fixed super-set of possible instructions. In addition, the proposed approach can also be applied to the case that instructions are predefined. Experimental results on real applications show that Various given constraints can be met by the generated set of application specific instructions without attaching special hardware accelerators.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	603
Ending Page	614
Page Count	12
File Size	538826
File Format	PDF
ISSN	00189340
Volume Number	48
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application software Digital signal processing Embedded software Hardware Application specific processors Optimal scheduling Application specific integrated circuits Processor scheduling Software performance Joining processes
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient microcode compiler for application specific DSP processors

Optimizing Scheduling and Intercluster Connection for Application-Specific DSP Processors

High Performance and Area Efficient Flexible DSP Datapath Synthesis

Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing

Rate-optimal DSP synthesis by pipeline and minimum unfolding

Constraint analysis for DSP code generation

SODA: A High-Performance DSP Architecture for Software-Defined Radio

Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors

A low-power DSP core-based software radio architecture

Synthesis of application specific instructions for embedded DSP software

Similar Documents

An efficient microcode compiler for application specific DSP processors

Optimizing Scheduling and Intercluster Connection for Application-Specific DSP Processors

High Performance and Area Efficient Flexible DSP Datapath Synthesis

Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing

Rate-optimal DSP synthesis by pipeline and minimum unfolding

Constraint analysis for DSP code generation

SODA: A High-Performance DSP Architecture for Software-Defined Radio

Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors

A low-power DSP core-based software radio architecture

Synthesis of application specific instructions for embedded DSP software