NDLI: A note to low-power linear feedback shift registers

Content Provider	IEEE Xplore Digital Library
Author	Hamid, M.E. Chien-In Henry Chen
Copyright Year	1992
Abstract	Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major paradigm shift in which power dissipation is as important as performance and area. A paper by Lowy (1996) is quite interesting in this regard. The author talks of a parallel architecture of linear feedback shift registers (LFSRs) and sequence generators that have a lower power dissipation than that of conventional LFSRs. This paper comments on some design improvements and explores some techniques that would make the LFSRs capable of handling different low-power applications. The advantages of using nonprimitive polynomials with two taps in implementing low-power LFSRs are analyzed in this paper. It is found that if the taps are taken from the last and center of the flip-flops, the number of switch requirements reduces from the order of M+N to the order of N, where N is the length of the shift register and M is the number of taps. This sort of tapping also results in a simpler switch minimization algorithm. With our strategies, it is possible to generate much better sequences from Lowy's LFSRs structure. Moreover, power dissipation is constant in our case, independent of the number of stages in the LFSRs. Our simulations show that the percentage of power improvement to conventional serial LFSRs is from 51.65% (N=18) to 68.51% (N=28).
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1304
Ending Page	1307
Page Count	4
File Size	153123
File Format	PDF
ISSN	10577130
Volume Number	45
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-09-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Linear feedback shift registers Switches Power dissipation Electronics industry Parallel architectures Power generation Polynomials Flip-flops Shift registers Minimization methods
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in