NDLI: Xception: a technique for the experimental evaluation of dependability in modern computers

Please wait, while we are loading the content...

Xception: a technique for the experimental evaluation of dependability in modern computers

Content Provider	IEEE Xplore Digital Library
Author	Carreira, J. Madeira, H. Silva, J.G.
Copyright Year	1976
Abstract	An important step in the development of dependable systems is the validation of their fault tolerance properties. Fault injection has been widely used for this purpose, however with the rapid increase in processor complexity, traditional techniques are also increasingly more difficult to apply. This paper presents a new software-implemented fault injection and monitoring environment, called Xception, which is targeted at modern and complex processors. Xception uses the advanced debugging and performance monitoring features existing in most modern processors to inject quite realistic faults by software, and to monitor the activation of the faults and their impact on the target system behavior in detail. Faults are injected with minimum interference with the target application. The target application is not modified, no software traps are inserted, and it is not necessary to execute the target application in special trace mode (the application is executed at full speed). Xception provides a comprehensive set of fault triggers, including spatial and temporal fault triggers, and triggers related to the manipulation of data in memory. Faults injected by Xception can affect any process running on the target system (including the kernel), and it is possible to inject faults in applications for which the source code is not available. Experimental, results are presented to demonstrate the accuracy and potential of Xception in the evaluation of the dependability properties of the complex computer systems available nowadays.
Sponsorship	IEEE Computer Society Technical Council on Software Engineering Association for Computing Machinery (ACM) IEEE Computer Society
Starting Page	125
Ending Page	136
Page Count	12
File Size	353822
File Format	PDF
ISSN	00985589
Volume Number	24
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application software Hardware Monitoring Computer errors Fault tolerant systems Concurrent computing Reduced instruction set computing Physics computing Telecommunication computing Debugging
Content Type	Text
Resource Type	Article
Subject	Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers (1998)

Guerrilla tactics: motivating design patterns for high-dependability applications

Fault injection for dependability validation of fault-tolerant computing systems

On integrating error detection into a fault diagnosis algorithm for massively parallel computers

FAULT INJECTION FOR DEPENDABILITY VALIDATION OF FAULT-TOLERANT COMPUTING SYSTEMS

Design of a fault-tolerant RISC microprocessor using VHDL

An improved on-line monitoring technique for a fault-tolerant computing node

On Fault Representativeness of Software Fault Injection

A reconfigurable real-time RISC computer system

Xception: a technique for the experimental evaluation of dependability in modern computers

Similar Documents

Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers (1998)

Guerrilla tactics: motivating design patterns for high-dependability applications

Fault injection for dependability validation of fault-tolerant computing systems

On integrating error detection into a fault diagnosis algorithm for massively parallel computers

FAULT INJECTION FOR DEPENDABILITY VALIDATION OF FAULT-TOLERANT COMPUTING SYSTEMS

Design of a fault-tolerant RISC microprocessor using VHDL

An improved on-line monitoring technique for a fault-tolerant computing node

On Fault Representativeness of Software Fault Injection

A reconfigurable real-time RISC computer system

Xception: a technique for the experimental evaluation of dependability in modern computers