NDLI: Deriving Petri nets from finite transition systems

Please wait, while we are loading the content...

Deriving Petri nets from finite transition systems

Content Provider	IEEE Xplore Digital Library
Author	Cortadella, J. Kishinevsky, M. Lavagno, L. Yakovlev, A.
Copyright Year	1968
Abstract	This paper presents a novel method to derive a Petri net from any specification model that can be mapped into a state-based representation with arcs labeled with symbols from an alphabet of events (a Transition System, TS). The method is based on the theory of regions for Elementary Transition Systems (ETS). Previous work has shown that, for any ETS, there exists a Petri Net with minimum transition count (one transition for each label) with a reachability graph isomorphic to the original Transition System. Our method extends and implements that theory by using the following three mechanisms that provide a framework for synthesis of safe Petri nets from arbitrary TSs. First, the requirement of isomorphism is relaxed to bisimulation of TSs, thus extending the class of synthesizable TSs to a new class called Excitation-Closed Transition Systems (ECTS). Second, for the first time, we propose a method of PN synthesis for an arbitrary TS based on mapping a TS event into a set of transition labels in a PN. Third, the notion of irredundant region set is exploited, to minimize the number of places in the net without affecting its behavior. The synthesis method can derive different classes of place-irredundant Petri Nets (e.g., pure, free choice, unique choice) from the same TS, depending on the constraints imposed on the synthesis algorithm. This method has been implemented and applied in different frameworks. The results obtained from the experiments have demonstrated the wide applicability of the method.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	859
Ending Page	882
Page Count	24
File Size	1126180
File Format	PDF
ISSN	00189340
Volume Number	47
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Petri nets Concurrent computing Performance analysis Power system modeling Carbon capture and storage Algorithm design and analysis Electrical capacitance tomography Labeling Asynchronous circuits Resource management
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modular algebraic nets to specify concurrent systems

Designing an asynchronous processor using Petri nets

Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets

Exact parametric analysis of stochastic Petri nets

Design and analysis of a self-timed duplex communication system

Symbolic analysis of bounded Petri nets

Temporal Petri nets and their application to modeling and analysis of a handshake daisy chain arbiter

Specification and analysis of parallel/distributed software and systems by Petri nets with transition enabling functions

Asynchronous router specification

Deriving Petri nets from finite transition systems

Similar Documents

Modular algebraic nets to specify concurrent systems

Designing an asynchronous processor using Petri nets

Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets

Exact parametric analysis of stochastic Petri nets

Design and analysis of a self-timed duplex communication system

Symbolic analysis of bounded Petri nets

Temporal Petri nets and their application to modeling and analysis of a handshake daisy chain arbiter

Specification and analysis of parallel/distributed software and systems by Petri nets with transition enabling functions

Asynchronous router specification

Deriving Petri nets from finite transition systems