NDLI: Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Please wait, while we are loading the content...

Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Content Provider	IEEE Xplore Digital Library
Author	Chang-Gun Lee Hoosun Hahn Yang-Min Seo Sang Lyul Min Rhan Ha Seongsoo Hong Chang Yun Park Minsuk Lee Chong Sang Kim
Copyright Year	1968
Abstract	We propose a technique for analyzing cache-related preemption delays of tasks that cause unpredictable variation in task execution time in the context of fixed-priority preemptive scheduling. The proposed technique consists of two steps. The first step performs a per-task analysis to estimate cache-related preemption cost for each execution point in a given task. The second step computes the worst case response time of each task that includes the cache-related preemption delay using a response time equation and a linear programming technique. This step takes as its input the preemption cost information of tasks obtained in the first step. This paper also compares the proposed approach with previous approaches. The results show that the proposed approach gives a prediction of the worst case cache-related preemption delay that is up to 60 percent tighter than those obtained from the previous approaches.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	700
Ending Page	713
Page Count	14
File Size	617768
File Format	PDF
ISSN	00189340
Volume Number	47
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Cache memory Delay effects Processor scheduling Performance analysis Timing Resumes Delay estimation Equations Linear programming
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Explicit reservation of cache memory in a predictable, preemptive multitasking real-time system

Accounting for Cache-Related Preemption Delay in Dynamic Priority Schedulability Analysis

Enhanced Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling (1997)

Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling (1997).

Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems

Enhanced Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling (1997)

Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems

Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Similar Documents

Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Explicit reservation of cache memory in a predictable, preemptive multitasking real-time system

Accounting for Cache-Related Preemption Delay in Dynamic Priority Schedulability Analysis

Enhanced Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling (1997)

Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling (1997).

Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems

Enhanced Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling (1997)

Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems

Analysis of cache-related preemption delay in fixed-priority preemptive scheduling