NDLI: Push forward link-level scheduling for network-wide performance

Content Provider	IEEE Xplore Digital Library
Author	Tassiulas, L.
Copyright Year	1993
Abstract	A virtual circuit network with arbitrary topology is considered. The traffic streams follow prespecified routes, different in general for each stream, to reach their destination. A fluid traffic model is adopted and a processor sharing service discipline is considered. A policy is proposed for setting adaptively the fractions of the transmission capacity, which is allocated to the different traffic streams in the processor sharing discipline at each link. The amount of traffic arrived at the originating node of each link is measured for each stream. The fraction of the link capacity allocated to each stream is set to be proportional to the measured traffic. The traffic is measured continuously and the fractions are updated regularly based on the most recent traffic measurements. It is shown that eventually, the transmission capacity allocated to each stream converges to a quantity proportional to the average rate of the stream. Hence, if the capacity condition is satisfied, sufficient fractions of the capacity are allocated at each link for each stream. End-to-end performance guarantees are provided, if the traffic is regulated. The policy is distributed since each link adjusts the service fractions based on observations of the traffic arriving at its originating node only. Furthermore, it is adaptive since no information on the traffic characteristics is needed for the application of the policy.
Sponsorship	IEEE Computer Society IEEE Communications Society Association for Computing Machinery (ACM)
Starting Page	398
Ending Page	406
Page Count	9
File Size	831650
File Format	PDF
ISSN	10636692
Volume Number	4
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Traffic control Communication system traffic control Telecommunication traffic Switches Time measurement Processor scheduling Network topology Circuit topology Packet switching Virtual colonoscopy
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Electrical and Electronic Engineering Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Link-level scheduling for network-level performance

Scheduling and buffer management for soft-real-time VBR traffic in packet-switched networks

On Optimal Scheduling Algorithms for Small Generalized Switches

Load analysis of packet switched networks in control systems

Traffic-driven virtual network topology reconfiguration for GMPLS network

Approximating Fluid Schedules in Crossbar Packet-Switches and Banyan Networks

Nonpreemptive Scheduling of Optical Switches

Delay analysis of all-optical packet-switching ring and bus communications networks

Projective Cone Scheduling (PCS) Algorithms for Packet Switches of Maximal Throughput

Push forward link-level scheduling for network-wide performance

Similar Documents

Link-level scheduling for network-level performance

Scheduling and buffer management for soft-real-time VBR traffic in packet-switched networks

On Optimal Scheduling Algorithms for Small Generalized Switches

Load analysis of packet switched networks in control systems

Traffic-driven virtual network topology reconfiguration for GMPLS network

Approximating Fluid Schedules in Crossbar Packet-Switches and Banyan Networks

Nonpreemptive Scheduling of Optical Switches

Delay analysis of all-optical packet-switching ring and bus communications networks

Projective Cone Scheduling (PCS) Algorithms for Packet Switches of Maximal Throughput

Push forward link-level scheduling for network-wide performance