NDLI: A subsystem-oriented performance analysis methodology for shared-bus multiprocessors

Please wait, while we are loading the content...

A subsystem-oriented performance analysis methodology for shared-bus multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Chiung-San Lee Tai-Ming Parng
Copyright Year	1990
Abstract	A methodology, called Subsystem Access Time (SAT) modeling, is proposed for the performance modeling and analysis of shared-bus multiprocessors. The methodology is subsystem-oriented because it is based on a Subsystem Access Time Per Instruction (SATPI) concept, in which we treat major components other than processors (e.g., off-chip cache, bus, memory, I/O) as subsystems and model for each of them the mean access time per instruction from each processor. The SAT modeling methodology is derived from the Customized Mean Value Analysis (CMVA) technique, which is request-oriented in the sense that it models the weighted total mean delay for each type of request processed in the subsystems. The subsystem-oriented view of the proposed methodology facilitates divide-and-conquer modeling and bottleneck analysis, which is rarely addressed previously. These distinguishing features lead to a simple, general, and systematic approach to the analytical modeling and analysis of complex multiprocessor systems. To illustrate the key ideas and features that are different from CMVA, an example performance model of a particular shared-bus multiprocessor architecture is presented. The model is used to conduct performance evaluation for throughput prediction. Thereby, the SATPIs of the subsystems are directly utilized to identify the bottleneck subsystem and find the requests or subsystem components that cause the bottleneck. Furthermore, the SATPIs of the subsystems are employed to explore the impact of several performance influencing factors, including memory latency, number of processors, data bus width, as well as DMA transfer.
Sponsorship	IEEE Computer Society
Starting Page	755
Ending Page	767
Page Count	13
File Size	1520990
File Format	PDF
ISSN	10459219
Volume Number	7
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Interference Multiprocessing systems Analytical models Predictive models Throughput Process control Delay effects
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Evaluating design choices for shared bus multiprocessors in a throughput-oriented environment

Design and performance of a highly pipelined bus for shared memory multiprocessor

Performance analysis of synchronized iterative algorithms on multiprocessor systems

Evaluating performance tradeoffs between fine-grained and coarse-grained alternatives

On the design of a high-performance adaptive router for CC-NUMA multiprocessors

Error recovery in shared memory multiprocessors using private caches

Performance analysis of buffer coherency policies in a multisystem data sharing environment

Design of an adaptive cache coherence protocol for large scale multiprocessors

Analytic evaluation of shared-memory architectures

A subsystem-oriented performance analysis methodology for shared-bus multiprocessors

Similar Documents

Evaluating design choices for shared bus multiprocessors in a throughput-oriented environment

Design and performance of a highly pipelined bus for shared memory multiprocessor

Performance analysis of synchronized iterative algorithms on multiprocessor systems

Evaluating performance tradeoffs between fine-grained and coarse-grained alternatives

On the design of a high-performance adaptive router for CC-NUMA multiprocessors

Error recovery in shared memory multiprocessors using private caches

Performance analysis of buffer coherency policies in a multisystem data sharing environment

Design of an adaptive cache coherence protocol for large scale multiprocessors

Analytic evaluation of shared-memory architectures

A subsystem-oriented performance analysis methodology for shared-bus multiprocessors