NDLI: On the integration of partitioning and global routing for rectilinear placement problems

Content Provider	IEEE Xplore Digital Library
Author	Chingwei Yeh Chi-Shong Wang
Copyright Year	1982
Abstract	Rectilinear placement is an important process for mixed macro block/standard cells design due to frequent presence of preplaced macro blocks. A prevailing solution to this problem is to divide the rectilinear region into rectangular sub-regions and partition cells into these sub-regions before applying standard placement algorithms. For such a strategy to work, the partitioning objective must closely correlate with the global routing objective. In this paper, we propose a new method to integrate global routing with partitioning. The salient features of our approach consist of (1) a new edge cost model and its computation using an incremental assignment technique; (2) a resistive network analogy for net cost modeling and a randomized algorithm for resistance computation; (3) a robust partitioning framework that combines the ideas of (1) and (2). Also, a dynamic strategy is proposed to evaluate the performance of the algorithm. Our method has been tested on several benchmark circuits and displayed excellent results in terms of both wire length and routability.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	83
Ending Page	91
Page Count	9
File Size	1046813
File Format	PDF
ISSN	02780070
Volume Number	15
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Partitioning algorithms Costs Computer networks Circuit testing Computational modeling Robustness Benchmark testing Wire Process planning
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multilevel global placement with congestion control

Effective Wire Models for X-Architecture Placement

Single-layer global routing

Net Cluster: A Net-Reduction-Based Clustering Preprocessing Algorithm for Partitioning and Placement

Cross point assignment with global rerouting for general-architecture designs

Parallel algorithms for VLSI circuit extraction

On the over-specification problem in sequential ATPG algorithms

Wire width planning for interconnect performance optimization

SimPL: An Effective Placement Algorithm

On the integration of partitioning and global routing for rectilinear placement problems

Similar Documents

Multilevel global placement with congestion control

Effective Wire Models for X-Architecture Placement

Single-layer global routing

Net Cluster: A Net-Reduction-Based Clustering Preprocessing Algorithm for Partitioning and Placement

Cross point assignment with global rerouting for general-architecture designs

Parallel algorithms for VLSI circuit extraction

On the over-specification problem in sequential ATPG algorithms

Wire width planning for interconnect performance optimization

SimPL: An Effective Placement Algorithm

On the integration of partitioning and global routing for rectilinear placement problems