NDLI: A 29-ns 64-Mb DRAM with hierarchical array architecture

Content Provider	IEEE Xplore Digital Library
Author	Nakamura, M. Takahashi, T. Akiba, T. Kitsukawa, G. Morino, M. Sekiguchi, T. Asano, I. Komatsuzaki, K. Tadaki, Y. Songsu Cho Kajigaya, K. Tachibana, T. Sato, K.
Copyright Year	1966
Abstract	A 29-ns (RAS access time), 64-Mb DRAM with hierarchical array architecture has been developed. For consistent high yields and high speed, a CMOS segment driver circuit is used as a hierarchical word line scheme. To achieve high speed, precharge signal (PC) drivers for equalizing the bit lines pairs, and shared sense amplifier signal (SHR) drivers are distributed in the array. To enhance sense amplifiers speed in low array voltage, an over driven sense amplifier is adopted. A hierarchical I/O scheme with semidirect sensing switch is introduced for high speed data transfer in the I/O paths. By combining these proposed circuit techniques and 0.25-/spl mu/m CMOS process technologies with phase-shift optical lithography, an experimental 64-Mb DRAM has been designed and fabricated. The memory cell size is 0.71/spl times/1.20 /spl mu/m/sup 2/, and the chip size is 15.91/spl times/9.06 mm/sup 2/. A typical access time under 3.3 V power supply voltage is 29 ns.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1302
Ending Page	1307
Page Count	6
File Size	917508
File Format	PDF
ISSN	00189200
Volume Number	31
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Driver circuits Optical amplifiers Distributed amplifiers Low voltage Optical switches CMOS process CMOS technology High speed optical techniques Stimulated emission
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 29 ns 64 Mb DRAM with hierarchical array architecture

A 33-ns 64-Mb DRAM with Master-Wordline Architecture

A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture

A 45 ns 16 Mb DRAM with triple-well structure

A 6 ns 1 Mb CMOS SRAM with high-performance sense amplifier

A 33-ns 64-Mb DRAM

A 38 ns 4 Mb DRAM with a battery back-up (BBU) mode

A 45-ns 64-Mb DRAM with a merged match-line test architecture

A new column redundancy scheme for fast access time of 64-Mb DRAM

A 29-ns 64-Mb DRAM with hierarchical array architecture

Similar Documents

A 29 ns 64 Mb DRAM with hierarchical array architecture

A 33-ns 64-Mb DRAM with Master-Wordline Architecture

A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture

A 45 ns 16 Mb DRAM with triple-well structure

A 6 ns 1 Mb CMOS SRAM with high-performance sense amplifier

A 33-ns 64-Mb DRAM

A 38 ns 4 Mb DRAM with a battery back-up (BBU) mode

A 45-ns 64-Mb DRAM with a merged match-line test architecture

A new column redundancy scheme for fast access time of 64-Mb DRAM

A 29-ns 64-Mb DRAM with hierarchical array architecture