NDLI: Minimum denominator-multiplier pipelined recursive digital filters

Please wait, while we are loading the content...

Minimum denominator-multiplier pipelined recursive digital filters

Content Provider	IEEE Xplore Digital Library
Author	Soderstrand, M.A. de la Serna, A.E.
Copyright Year	1992
Abstract	Recursive digital filters implemented in direct form, transpose direct form, or cascade form can be pipelined with a new minimum denominator-multiplier (MDM) algorithmic transformation pipelining technique that permits hybrid pipelined solutions between the clustered look-ahead and scattered look-ahead techniques introduced by Parhi and Messerschmitt (1989). The new MDM technique makes use of asymmetrical scattering, in addition to symmetrical scattering, to achieve stable pipelined recursive digital filters which in most cases have substantially fewer added multipliers but in no case will have more added multipliers than the clustered look-ahead or scattered look-ahead techniques. Furthermore, the MDM technique always results in a minimum number of denominator multipliers resulting in a stable pipelined recursive digital filter which in nearly every case has fewer multipliers than the minimum order augmentation technique recently introduced by Lim and Liu (1992). Most importantly, the MDM technique provides a unified approach to pipelining recursive digital filters that 1) guarantees the minimum number of denominator multipliers for stability, 2) usually provides substantial reduction in the number of required multipliers compared to any other approach, and 3) reduces to any one of the other approaches if that approach results in a minimum denominator-multiplier realization.<>
Sponsorship	IEEE Circuits and Systems Society
Starting Page	666
Ending Page	672
Page Count	7
File Size	728200
File Format	PDF
ISSN	10577130
Volume Number	42
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital filters Pipeline processing Circuits Signal processing algorithms Scattering IIR filters Digital signal processing Signal processing Hardware Pulse measurements
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in