NDLI: A 10 bit 20 MS/s 3 V supply CMOS A/D converter

Content Provider	IEEE Xplore Digital Library
Author	Ito, M. Miki, T. Hosotani, S. Kumamoto, T. Yamashita, Y. Kijima, M. Okuda, T. Okada, K.
Copyright Year	1966
Abstract	A 10 bit CMOS A/D converter with 3 V power supply has been developed for being integrated into system VLSI's. In this A/D converter, redundant binary encoders named "twin encoders" enhance tolerance to substrate noise, together with employing differential amplifiers in comparators. The bias circuit using a replica of the amplifier is developed for biasing differential comparators with 3 V power supply. Subranging architecture along with a multilevel tree decoding structure improves dynamic performance of the ADC at 3 V power supply. The A/D converter is fabricated in double-polysilicon, double-metal, 0.8 /spl mu/m CMOS technology. The experimental results show that the ADC operates at 20 MS/s and the twin encoders suppress the influence of substrate noise effectively. This ADC has a single power supply of 3 V, and dissipates 135 mW at 20 MS/s operation.<>
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1531
Ending Page	1536
Page Count	6
File Size	604217
File Format	PDF
ISSN	00189200
Volume Number	29
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Circuits Power supplies Decoding Low voltage CMOS technology Inverters Laboratories Capacitance Matrix converters
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 10-b 50-MHz CMOS D/A converter with 75- Omega buffer

A 10-bit 60-MS/s Low-Power CMOS Pipelined Analog-to-Digital Converter

A low-power video 10-bit CMOS D/A converter using modified look-ahead circuit

A 10-b 70-MS/s CMOS D/A converter

A 2 V, 10 b, 20 Msample/s, mixed-mode subranging CMOS A/D converter

A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques

A 10-bit 80 MHz 3.0 V CMOS D/A converter for video applications

A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-$mu$ m CMOS ADC Operating Down to 0.5 V

A 1-V CMOS D/A converter with multi-input floating-gate MOSFET

A 10 bit 20 MS/s 3 V supply CMOS A/D converter

Similar Documents

A 10-b 50-MHz CMOS D/A converter with 75- Omega buffer

A 10-bit 60-MS/s Low-Power CMOS Pipelined Analog-to-Digital Converter

A low-power video 10-bit CMOS D/A converter using modified look-ahead circuit

A 10-b 70-MS/s CMOS D/A converter

A 2 V, 10 b, 20 Msample/s, mixed-mode subranging CMOS A/D converter

A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques

A 10-bit 80 MHz 3.0 V CMOS D/A converter for video applications

A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-$mu$ m CMOS ADC Operating Down to 0.5 V

A 1-V CMOS D/A converter with multi-input floating-gate MOSFET

A 10 bit 20 MS/s 3 V supply CMOS A/D converter