NDLI: Dataflow architectures and multithreading

Content Provider	IEEE Xplore Digital Library
Author	Lee, B. Hurson, A.R.
Copyright Year	1970
Abstract	Contrary to initial expectations, implementing dataflow computers has presented a monumental challenge. Now, however, multithreading offers a viable alternative for building hybrid architectures that exploit parallelism. The eventual success of dataflow computers will depend on their programmability. Traditionally, they've been programmed in languages such as Id and SISAL (Streams and Iterations in a Single Assignment Language) that use functional semantics. These languages reveal high levels of concurrency and translate on to dataflow machines and conventional parallel machines via the Threaded Abstract Machine (TAM). However, because their syntax and semantics differ from the imperative counterparts such as Fortran and C, they have been slow to gain acceptance in the programming community. An alternative is to explore the use of established imperative languages to program dataflow machines. However, the difficulty will be analyzing data dependencies and extracting parallelism from source code that contains side effects. Therefore, more research is still needed to develop compilers for conventional languages that can produce parallel code comparable to that of parallel functional languages.<>
Sponsorship	IEEE Computer Society
Starting Page	27
Ending Page	39
Page Count	13
File Size	1489700
File Format	PDF
ISSN	00189162
Volume Number	27
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multithreading Parallel processing Hardware Computer architecture Data structures Computer aided instruction Embedded computing Virtual prototyping Computational modeling Buildings
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Iterative instructions in the Manchester Dataflow Computer

Hybrid Dataflow/von-Neumann Architectures

Design of a tokenless architecture for parallel computations using associative dataflow processor

Decoupled vector architectures

Maximum Performance Computing with Dataflow Engines

Accurate Functional-First Multicore Simulators

A hybrid scheme for processing data structures in a dataflow environment

Single-chip multiprocessors: the rebirth of parallel processing

Performance evaluation of a dataflow architecture

Dataflow architectures and multithreading

Similar Documents

Iterative instructions in the Manchester Dataflow Computer

Hybrid Dataflow/von-Neumann Architectures

Design of a tokenless architecture for parallel computations using associative dataflow processor

Decoupled vector architectures

Maximum Performance Computing with Dataflow Engines

Accurate Functional-First Multicore Simulators

A hybrid scheme for processing data structures in a dataflow environment

Single-chip multiprocessors: the rebirth of parallel processing

Performance evaluation of a dataflow architecture

Dataflow architectures and multithreading