NDLI: Formal definitions of edge-based geometric design rules

Content Provider	IEEE Xplore Digital Library
Author	Jeppson, K.O. Christensson, S. Hedenstierna, N.
Copyright Year	1982
Abstract	A structured method for geometric design rule definitions is presented in terms of edge-based constraints. Using this approach, intralayer design rules such as width and spacing of single layers, and interlayer design rules such as clearance, margin, extension, and overlap of two different layers can be specified in terms of two high-level design rule macros only. The tedious and complicated task of specifying detailed design rules in the technology file is thereby eliminated and placed by a simple macro rule file giving a much better overview of the design rules. Efficient rule compilers have been developed to expand these macro descriptions of the design rules onto basic checks for Magic and for corner-based design rule checking. As an example, the MOSIS scalable CMOS design rule set can be described in terms of the two design rule macros only. More complicated design rules, such as conditional and conjunctive design rules, are also discussed.<>
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	59
Ending Page	69
Page Count	11
File Size	1125675
File Format	PDF
ISSN	02780070
Volume Number	12
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process design Design methodology Integrated circuit layout Fabrication Integrated circuit yield Production Very large scale integration Computer aided manufacturing Design automation Manufacturing processes
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VLSI Yield Prediction and Estimation: A Unified Framework

Design for Manufacturability and Yield

Yield of VLSI Circuits: Myths vs. Reality

CAD computation for manufacturability: can we save VLSI technology from itself?

CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools

On the simplification of a placement problem

A new framework of design rules for compaction of VLSI layouts

CAD Systems for IC Design

Accurate estimation of global buffer delay within a floorplan

Formal definitions of edge-based geometric design rules

Similar Documents

VLSI Yield Prediction and Estimation: A Unified Framework

Design for Manufacturability and Yield

Yield of VLSI Circuits: Myths vs. Reality

CAD computation for manufacturability: can we save VLSI technology from itself?

CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools

On the simplification of a placement problem

A new framework of design rules for compaction of VLSI layouts

CAD Systems for IC Design

Accurate estimation of global buffer delay within a floorplan

Formal definitions of edge-based geometric design rules