NDLI: Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers

Content Provider	IEEE Xplore Digital Library
Author	Jha, N.K.
Copyright Year	1968
Abstract	The problem of single stuck-at, stuck-open, and stuck-on fault detection in cascode voltage switch (CVS) parity trees is considered. The results are also applied to parity and two-rail checkers. It is shown that, if the parity tree consists of only differential cascode voltage switch (DCVS) EX-OR gates, then the test set consists of at most five vectors (in some cases only four vectors are required) for detecting all detectable single stuck-at, stuck-open, and stuck-on faults, independent of the number of primary inputs and the number of inputs to any EX-OR gate in the tree. If, however, only a single-ended output is desired from the tree, then the final gate will be a single-ended cascode voltage switch (SCVS) EX-OR gate, for which the test set has only eight vectors. For a strongly self-checking (SSC) CVS parity checker, the size of a test set consisting of only codewords is nine, whereas for an SSC CVS two-rail checker the size of a test set consisting of only codewords is at most five.<>
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	179
Ending Page	189
Page Count	11
File Size	1179317
File Format	PDF
ISSN	00189340
Volume Number	42
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault detection Circuit testing Switches Circuit faults CMOS logic circuits Voltage Electrical fault detection Robustness MOS devices CMOS technology
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault detection in CVS parity trees: application in SSC CVS parity and two-rail checkers

Delay fault simulation of self-checking error checkers

Behavior of self-checking checkers for 1-out-of-3 codes based on pass-transistor logic

Self-checking multiple-valued circuit based on dual-rail current-mode differential logic

On Fault Detection in CMOS Logic Networks

A high-efficiency strongly self-checking asynchronous datapath

Design and implementation of strongly code disjoint CMOS built-in intermediate voltage sensor for totally self-checking circuits

Fault detection in CMOS circuits by consumption measurement

Design of self-checking circuits using DCVS logic: a case study

Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers

Similar Documents

Fault detection in CVS parity trees: application in SSC CVS parity and two-rail checkers

Delay fault simulation of self-checking error checkers

Behavior of self-checking checkers for 1-out-of-3 codes based on pass-transistor logic

Self-checking multiple-valued circuit based on dual-rail current-mode differential logic

On Fault Detection in CMOS Logic Networks

A high-efficiency strongly self-checking asynchronous datapath

Design and implementation of strongly code disjoint CMOS built-in intermediate voltage sensor for totally self-checking circuits

Fault detection in CMOS circuits by consumption measurement

Design of self-checking circuits using DCVS logic: a case study

Fault detection in CVS parity trees with application to strongly self-checking parity and two-rail checkers