NDLI: Programmable vision processor/controller for flexible implementation of current and future image compression standards

Content Provider	IEEE Xplore Digital Library
Author	Bailey, D. Cressa, M. Fandrianto, J. Neubauer, D. Rainnie, H.K.J. Wang, C.-S.
Copyright Year	1981
Abstract	The vision processor (VP) and vision controller (VC), two integrated products dedicated to video compression, are discussed. The chips implement the P64, JPEG, and MPEG image compression standards. The VP forms the heart of the image compression system. It performs discrete cosine transform (DCT), quantization, and motion estimation, as well as inverse DCT, and inverse quantization. The highly parallel and microcode-based processor performs all of the JPEG, MPEG, and P64 algorithms. The VC smart microcontroller controls the compression process and provides the interface to the host system. It captures pixels from a video source, performs video preprocessing, supervises pixel compression by the VP, performs Huffman encoding, and passes the compressed data to the host over a buffered interface. It takes compressed data from the host, performs coder decoding, supervises decompression via the VP, performs postprocessing, and generates digital pixel output for a video destination such as a monitor.<>
Sponsorship	IEEE Computer Society
Starting Page	33
Ending Page	39
Page Count	7
File Size	863405
File Format	PDF
ISSN	02721732
Volume Number	12
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process control Video compression Transform coding Image coding Discrete cosine transforms Virtual colonoscopy Quantization Heart Motion estimation Microcontrollers
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Directional Discrete Cosine Transforms—A New Framework for Image Coding

Motion-compensated video coding with adaptive perceptual quantization

Motion video adaptive quantization in the transform domain

An adaptive perceptual quantization algorithm for video coding

The VC-1 Video Coding Standard

A cascading MRVQ-DCT scheme for the compression of sequence images

The digital simulcast AD-HDTV coding system

A 110-K transistor 25-MPixels/s configurable image transform processor unit

Motion estimation architecture for video compression

Programmable vision processor/controller for flexible implementation of current and future image compression standards

Similar Documents

Directional Discrete Cosine Transforms—A New Framework for Image Coding

Motion-compensated video coding with adaptive perceptual quantization

Motion video adaptive quantization in the transform domain

An adaptive perceptual quantization algorithm for video coding

The VC-1 Video Coding Standard

A cascading MRVQ-DCT scheme for the compression of sequence images

The digital simulcast AD-HDTV coding system

A 110-K transistor 25-MPixels/s configurable image transform processor unit

Motion estimation architecture for video compression

Programmable vision processor/controller for flexible implementation of current and future image compression standards