NDLI: The AMchip: a full-custom CMOS VLSI associative memory for pattern recognition

Content Provider	IEEE Xplore Digital Library
Author	Amendolia, S.R. Galeotti, S. Morsani, F. Passuello, D. Ristori, L. Sciacca, G. Turini, N.
Copyright Year	1963
Abstract	An associative memory full-custom CMOS VLSI chip (AMchip), to be used in fast trigger systems for pattern recognition, has been designed and is being tested. The AMchip is a full-custom associative memory IC developed for high energy physics. It contains about 140000 MOS transistors, has been realized in 1.5- mu m, double-metal, silicon gate CMOS technology, and is housed in a 120-pin package. The AMchip has been designed to be used with any kind of detector which provides in the output the hit coordinates. Some preliminary tests have been done on the 55 prototypes received from the ES2 (European silicon structures) foundry. The performance test, limited by the equipment used, has shown that the AMchip can work with a 20-MHz clock.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	795
Ending Page	797
Page Count	3
File Size	287691
File Format	PDF
ISSN	00189499
Volume Number	39
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Associative memory Silicon CMOS technology Pattern recognition System testing MOSFETs Packaging machines Detectors Prototypes
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The GLUEchip: a custom VLSI chip for detector readout and associative memories circuits

A VLSI Processor for Fast Track Finding Based on Content Addressable Memories

Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits

The AM++ board for the silicon vertex tracker upgrade at CDF

A versatile data string-search VLSI

Radiation Hardness and Annealing Tests of a Custom VLSI Device

Design and prototyping of the front end readout system for the CDF silicon vertex detector

Proposed Test Strategy for Radiation Hardened Custom LSI/VLSI

Time memory cell VLSI for the PHENIX drift chamber

The AMchip: a full-custom CMOS VLSI associative memory for pattern recognition

Similar Documents

The GLUEchip: a custom VLSI chip for detector readout and associative memories circuits

A VLSI Processor for Fast Track Finding Based on Content Addressable Memories

Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits

The AM++ board for the silicon vertex tracker upgrade at CDF

A versatile data string-search VLSI

Radiation Hardness and Annealing Tests of a Custom VLSI Device

Design and prototyping of the front end readout system for the CDF silicon vertex detector

Proposed Test Strategy for Radiation Hardened Custom LSI/VLSI

Time memory cell VLSI for the PHENIX drift chamber

The AMchip: a full-custom CMOS VLSI associative memory for pattern recognition