NDLI: A general model for performance investigations of priority based multiprocessor system

Content Provider	IEEE Xplore Digital Library
Author	Ramani, A.K. Chande, P.K. Sharma, P.C.
Copyright Year	1968
Abstract	A general discrete time semi-Markov model is developed to investigate the effects of task priorities on the system performance of a multiprocessor system with crossbar interconnection network. The number of priority levels associated with the tasks in the system, connection times of different priority level requests, interrequest time, number of processing elements, and the number of shared resources are the parameters involved in estimation of the performance of the system. The bandwidth, queue length at a memory, waiting time for requests at different priority levels, and processor utilization are the performance measures quantified from the analysis. The results reveal the advantage received by the tasks at higher priority levels and the starvation experienced by the lower priority tasks. This information should be useful in the real-time task scheduling, load balancing, and performance optimization. The results obtained are validated with simulation.<>
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	747
Ending Page	754
Page Count	8
File Size	700838
File Format	PDF
ISSN	00189340
Volume Number	41
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System performance Multiprocessing systems Multiprocessor interconnection networks Parameter estimation Bandwidth Queueing analysis Length measurement Time measurement Performance analysis Processor scheduling
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A general model for performance investigations of priority based multiprocessor systems

Product-form solution techniques for the performance analysis of multiple-bus multiprocessor systems with nonuniform memory references

Performance model for a prioritized multiple-bus multiprocessor system

New Response Time Bounds for Fixed Priority Multiprocessor Scheduling

Hierarchical interconnection networks for multicomputer systems

An Analysis of Processor-Memory Interconnection Networks

Performance analysis of multistage interconnection networks with hierarchical requesting model

Performance evaluation of nonrectangular multistage interconnection networks

Performance analysis of multiple bus interconnection networks with hierarchical requesting model

A general model for performance investigations of priority based multiprocessor system

Similar Documents

A general model for performance investigations of priority based multiprocessor systems

Product-form solution techniques for the performance analysis of multiple-bus multiprocessor systems with nonuniform memory references

Performance model for a prioritized multiple-bus multiprocessor system

New Response Time Bounds for Fixed Priority Multiprocessor Scheduling

Hierarchical interconnection networks for multicomputer systems

An Analysis of Processor-Memory Interconnection Networks

Performance analysis of multistage interconnection networks with hierarchical requesting model

Performance evaluation of nonrectangular multistage interconnection networks

Performance analysis of multiple bus interconnection networks with hierarchical requesting model

A general model for performance investigations of priority based multiprocessor system