NDLI: Energy consumption in multilective and boundary VLSI computations

Content Provider	IEEE Xplore Digital Library
Author	Tyagi, A.
Copyright Year	1966
Abstract	A VLSI computation is said to be m-way multilective when each input bit is available m times in either space or time or both. The repeated availability of input bits can save computational energy. For a uniswitch m-way multilective computation, where a wire can switch at most once, it is shown that the energy savings can be as much as a factor of m. A multiswitch m-way multilective computation can save up to a factor of square root m switching energy. Tighter energy lower bounds are derived for a circuit with the input/output (I/O) pads located on the border. These boundary computations seem to cost an additional factor ranging from square root log n to log n in switching energy. The author extends the energy lower bounds for the multilective case, for a chip with aspect ratio a. The additional energy cost ranges from a factor of square root a to a factor of a.<>
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1240
Ending Page	1248
Page Count	9
File Size	1117096
File Format	PDF
ISSN	00189200
Volume Number	26
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Very large scale integration Circuits Switches Complexity theory Energy measurement Wire Computational efficiency Costs Upper bound
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy complexity of optical computations

VLSI design challenges for gigascale integration

Vectorless Estimation of Maximum Instantaneous Current for Sequential Circuits

Low cost sorting circuit for VLSI

Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits

Peak power estimation of VLSI circuits: new peak power measures

Analog VLSI implementation of spatio-temporal frequency tuned visual motion algorithms

On energy efficiency of VLSI testing

Computation of lower bounds for switching activity using decision theory

Energy consumption in multilective and boundary VLSI computations

Similar Documents

Energy complexity of optical computations

VLSI design challenges for gigascale integration

Vectorless Estimation of Maximum Instantaneous Current for Sequential Circuits

Low cost sorting circuit for VLSI

Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits

Peak power estimation of VLSI circuits: new peak power measures

Analog VLSI implementation of spatio-temporal frequency tuned visual motion algorithms

On energy efficiency of VLSI testing

Computation of lower bounds for switching activity using decision theory

Energy consumption in multilective and boundary VLSI computations