NDLI: Using a multiple storage quad tree on a hierarchical VLSI compaction scheme

Content Provider	IEEE Xplore Digital Library
Author	Pei-Yung Hsiao Wu-Shiung Feng
Copyright Year	1982
Abstract	A graph-generating algorithm and the experimental results of a hierarchical mask-layout-compaction scheme based on a plane-sweep algorithm, a fast region-query and a space-efficient data structure called the hierarchical multiple-storage quad tree are presented. For a mask-layout design, a rectangle is used as the primary element of the layout. Hence, in the hierarchical mask-compaction scheme, the graph-generating algorithm is based on the edges of rectangles rather than the central lines of symbols for the symbolic-compaction design. The plane-sweep algorithm is also called a dynamic event scheduling algorithm and can be applied to solve some other problems in the field of computational geometry and image processing. The efficiencies of the plane-sweep algorithm and the graph-generating algorithm are dependent on the region-query operations of the spatial data structure. By using the improved multiple storage quad tree as the spatial data structure in the system, the mask-layout compactor has been accomplished in a practically linear time performance in terms of the rectangles in the source layout.<>
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	522
Ending Page	536
Page Count	15
File Size	1356440
File Format	PDF
ISSN	02780070
Volume Number	9
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Compaction Tree graphs Tree data structures Scheduling algorithm Capacitive sensors Algorithm design and analysis Computational geometry Image processing Data structures
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors

A fast hierarchical quadratic placement algorithm

A new method for hierarchical compaction (VLSI)

Comparisons of quad trees and 4-D trees: new results (VLSI layout)

Spanning graph-based nonrectilinear steiner tree algorithms

Non-tree routing [VLSI layout]

A Distributed Heuristic Algorithm for the Rectilinear Steiner Minimal Tree Problem

DUNE-a multilayer gridless routing system

Compaction on the torus (VLSI layout)

Using a multiple storage quad tree on a hierarchical VLSI compaction scheme

Similar Documents

Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors

A fast hierarchical quadratic placement algorithm

A new method for hierarchical compaction (VLSI)

Comparisons of quad trees and 4-D trees: new results (VLSI layout)

Spanning graph-based nonrectilinear steiner tree algorithms

Non-tree routing [VLSI layout]

A Distributed Heuristic Algorithm for the Rectilinear Steiner Minimal Tree Problem

DUNE-a multilayer gridless routing system

Compaction on the torus (VLSI layout)

Using a multiple storage quad tree on a hierarchical VLSI compaction scheme