NDLI: An experimental 1-Mbit cache DRAM with ECC

Content Provider	IEEE Xplore Digital Library
Author	Asakura, M. Matsuda, Y. Hidaka, H. Tanaka, Y. Fujishima, K.
Copyright Year	1966
Abstract	A cache DRAM which consists of a dynamic RAM (DRAM) as main memory and a static RAM (SRAM) as cache memory is proposed. An error checking and correcting (ECC) scheme utilizing the wide internal data bus is also proposed. It is constructed to be suitable for a four-way set associated cache scheme with more than a 90% hit rate estimated to be obtained. An experimental cache DRAM with 1-Mb DRAM and 8-kb SRAM has been fabricated using a 1.2- mu m, triple-polysilicon, single-metal CMOS process. A SRAM access time of 12 ns and a DRAM access time of 80 ns, including an ECC time of 12 ns, have been obtained. Accordingly, an average access time of 20 ns is expected under the condition that the hit rate is 90%. The cache DRAM has a high-speed data mapping capability and high reliability suitable for low-end workstations and personal computers.<>
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	5
Ending Page	10
Page Count	6
File Size	524949
File Format	PDF
ISSN	00189200
Volume Number	25
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Cache memory Error correction codes Error correction Microcomputers CMOS technology Delay effects DRAM chips Read-write memory CMOS process
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit

A 4-Mbit DRAM with 16-bit concurrent ECC

The cache DRAM architecture: a DRAM with an on-chip cache memory

An experimental 16-Mbit CMOS DRAM chip with a 100-MHz serial read/write mode

An 18 ns 4Kx4 CMOS SRAM

Applying Microcomputers in Video Games

A 25-ns 1-Mbit CMOS SRAM with loading-free bit lines

A 1-Mbit CMOS dynamic RAM with design-for test functions

Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications

An experimental 1-Mbit cache DRAM with ECC

Similar Documents

A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit

A 4-Mbit DRAM with 16-bit concurrent ECC

The cache DRAM architecture: a DRAM with an on-chip cache memory

An experimental 16-Mbit CMOS DRAM chip with a 100-MHz serial read/write mode

An 18 ns 4Kx4 CMOS SRAM

Applying Microcomputers in Video Games

A 25-ns 1-Mbit CMOS SRAM with loading-free bit lines

A 1-Mbit CMOS dynamic RAM with design-for test functions

Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications

An experimental 1-Mbit cache DRAM with ECC