NDLI: Scheme for Accelerated Trip for Faults in the Second Zone of Protection of a Transmission Line

Content Provider	IEEE Xplore Digital Library
Author	Deshu, Chen Pei, Liu Hua, Peng Hope, G. S. Malik, O. P.
Copyright Year	1981
Abstract	To discriminate between faults near the end of the protected transmission line and at the beginning of the next line, a time delay is used to coordinate tripping of impedance relays when the fault occurs in a zone spanning approximately 20 percent line length near the end of the protected line. It would be advantageous if the distance protection could be made to operate without the time delay, when the fault occurs at any point on the protected line. Although the basic characteristics of the impedance relays are such that they do not meet this requirement, they can be modified to accomplish fast full-line tripping under certain conditions. A tripping scheme which gives fast full-line tripping for distance protection is described in this paper. In this scheme the principle of operation, called " succession", is to accelerate the second zone time delay of the distance protection when the zero sequence current changes twice. The second change occurs when the circuit breaker at the opposite end of the faulted line trips. To describe the basic principle of full-line trip immediately in succession, consider a typical transmission line with distance protection and circuit breakers at each end of the line as shown in Fig. 1. For a fault at point P in the second zone, the distance protection at line end L normally trips circuit breaker CL with time delay t2l. At the time the fault appears at P, the current through CL and the voltage at busbar L change suddenly.
Starting Page	53
Ending Page	54
Page Count	2
File Size	406196
File Format	PDF
ISSN	02721724
Volume Number	9
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-04-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acceleration Protection Transmission lines Circuit faults Delay effects Circuit breakers Impedance Protective relaying Distributed parameter circuits Voltage accelerated trip Transmission line protection second zone faults
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in