NDLI: An overview of the first and second level trigger of DELPHI

Content Provider	IEEE Xplore Digital Library
Author	Quinton, S. Lucock, R. Cerrito, L. Charentier, P. Johansson, K.E. Lanceri, L.
Copyright Year	1963
Abstract	The DELPHI trigger is organized in four levels. The first two triggers are synchronous with the beam crossover, every 22 mu s, and are implemented in hardware. The first-level trigger decision is taken at 3 mu s and is used primarily as a fast trigger to gate the time protection chamber. Gating this detector off for rejected events reduces space-charge buildup. If the first-level decision is positive, the following beam crossover will be lost to allow the inclusion of data from long-drift-time detectors in the second-level trigger. The second-level decision is taken at 39 mu s. If this decision is positive a front-end readout is initiated and up to 500 mu s is required to free the front-end buffers. To limit the deadtime fraction for each trigger to the order of 2% the first-level trigger rate has to be held to 1 kHz and the second-level rate to 20 Hz. The authors describe the various subtriggers in DELPHI together with the detector local trigger decision boxes contributing to the subtrigger, and they indicate the type of hardware used implement the decision logic.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	390
Ending Page	394
Page Count	5
File Size	364328
File Format	PDF
ISSN	00189499
Volume Number	36
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Detectors Hardware Data acquisition Physics Fastbus Laboratories Electrons Positrons Proposals Event detection
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Partitions and trigger supervision in Aleph

A DSP based FASTBUS board for data acquisition or high level trigger control in DELPHI electromagnetic calorimeters

FASTBUS in Experiments in Europe

Integration of the ACP Multiprocessor Farm with the CDF FASTBUS Data Acquisition System

The TPC Trigger for the Delphi Experiment

FASTBUS in Europe, Status and Plans

Event Trigger for the MARK-III Detector at SPEAR

DO Data Acquisition Design

Design and performance of the DELPHI data acquisition system

An overview of the first and second level trigger of DELPHI

Similar Documents

Partitions and trigger supervision in Aleph

A DSP based FASTBUS board for data acquisition or high level trigger control in DELPHI electromagnetic calorimeters

FASTBUS in Experiments in Europe

Integration of the ACP Multiprocessor Farm with the CDF FASTBUS Data Acquisition System

The TPC Trigger for the Delphi Experiment

FASTBUS in Europe, Status and Plans

Event Trigger for the MARK-III Detector at SPEAR

DO Data Acquisition Design

Design and performance of the DELPHI data acquisition system

An overview of the first and second level trigger of DELPHI