NDLI: Application of statistical design and response surface methods to computer-aided VLSI device design

Content Provider	IEEE Xplore Digital Library
Author	Alvarez, A.R. Abdi, B.L. Young, D.L. Weed, H.D. Teplik, J. Herald, E.R.
Copyright Year	1982
Abstract	A statistically oriented methodology for optimization and sensitivity analysis of VLSI process, device, and circuit design through computer simulation has been developed. Emphasis has been placed on maintaining a clear distinction between design synthesis and design analysis. Design analysis is viewed as a multiple input-output system resulting in a multiple-constraints-optimization problem. It is shown how simple graphic techniques or rigorous mathematical optimization can be performed within a constrained desirability space to determine optimal operating conditions. This leads directly to the concept of global input factors. Which affect a large number of the response variables, and specific input factors, which can be used to adjust the operating level of a small number of response variables. By using the derived empirical equations to desensitize the responses to variations in input factors, the proposed methodology can play a key role in designing for manufacturability. As proof of concept, the methodology has been applied to the optimization of a VLSI BIMOS technology, with satisfactory results.<>
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	272
Ending Page	288
Page Count	17
File Size	1628269
File Format	PDF
ISSN	02780070
Volume Number	7
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Response surface methodology Very large scale integration Circuit synthesis Application software Design optimization Sensitivity analysis Computer simulation Computer graphics Constraint optimization Equations
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application of statistical design and response surface methods to computer-aided VLSI device design II. Desirability functions and Taguchi methods

Worst-case analysis and optimization of VLSI circuit performances

Statistical Circuit Simulation Modeling of CMOS VLSI

VLSI Layout Compaction with Grid and Mixed Constraints

Device and circuit simulation interface for an integrated VLSI design environment

Direct circuit simulation algorithms for parallel processing (VLSI)

Path-Based Buffer Insertion

Probability-based approaches to VLSI circuit partitioning

Diffusion-Based Placement Migration With Application on Legalization

Application of statistical design and response surface methods to computer-aided VLSI device design

Similar Documents

Application of statistical design and response surface methods to computer-aided VLSI device design II. Desirability functions and Taguchi methods

Worst-case analysis and optimization of VLSI circuit performances

Statistical Circuit Simulation Modeling of CMOS VLSI

VLSI Layout Compaction with Grid and Mixed Constraints

Device and circuit simulation interface for an integrated VLSI design environment

Direct circuit simulation algorithms for parallel processing (VLSI)

Path-Based Buffer Insertion

Probability-based approaches to VLSI circuit partitioning

Diffusion-Based Placement Migration With Application on Legalization

Application of statistical design and response surface methods to computer-aided VLSI device design