NDLI: Systolic implementation on Kalman filters

Content Provider	IEEE Xplore Digital Library
Author	Yeh, H.-G.
Copyright Year	1974
Abstract	Two schemes for implementing systolic and pipelined processing on Kalman filters in real time are presented. In the first, a single two-dimensional systolic processor is used to perform a Kalman filtering process. In the second scheme, the utilization of the two-dimensional systolic processor is fully expanded and improves the speed of updating estimates, Kalman filter algorithms are implemented on two concurrent, identical systolic processors. In both schemes, the mathematical formulation of the Kalman filter algorithms is rearranged to be the type of the Faddeeva algorithm for generalizing matrix/vector manipulations. The corresponding data flow is easily mapped from algorithms into the computing structure which is of nearest neighbor type. The architecture of the processor cells is regular, simple, expandable, and suitable for VLSI implementation. The computing methodology and the two-dimensional systolic arrays are useful for Kalman filter applications as well as general matrix/vector algebraic computations.<>
Starting Page	1514
Ending Page	1517
Page Count	4
File Size	407113
File Format	PDF
ISSN	00963518
Volume Number	36
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-09-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal processing algorithms Computer architecture Kalman filters Filtering Nearest neighbor searches Very large scale integration Systolic arrays Radar signal processing Concurrent computing State estimation
Content Type	Text
Resource Type	Article
Subject	Signal Processing

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Kalman filtering and systolic processors

Implementation of Kalman filters using systolic arrays

Transputer Implementation of Kalman Filters

High speed architectures for two-dimensional state-space recursive filtering

Systolic architectures for radar CFAR detectors

Multibit convolution using a bit level systolic array

VLSI implementation of high speed two-dimensional state-space recursive filtering

Systolic ROM arrays for implementing RNS FIR filters

New VLSI systolic array design for real-time digital signal processing

Systolic implementation on Kalman filters

Similar Documents

Kalman filtering and systolic processors

Implementation of Kalman filters using systolic arrays

Transputer Implementation of Kalman Filters

High speed architectures for two-dimensional state-space recursive filtering

Systolic architectures for radar CFAR detectors

Multibit convolution using a bit level systolic array

VLSI implementation of high speed two-dimensional state-space recursive filtering

Systolic ROM arrays for implementing RNS FIR filters

New VLSI systolic array design for real-time digital signal processing

Systolic implementation on Kalman filters