NDLI: A CMOS matrix for extracting MOSFET parameters before and after irradiation

Content Provider	IEEE Xplore Digital Library
Author	Blaes, B.R. Buehler, M.G. Lin, Y.S. Hicks, K.A.
Copyright Year	1963
Abstract	An addressable matrix of 16 n- and 16 p-MOSFETs was designed to extract the DC MOSFET parameters for all DC gate bias conditions before and after irradiation. The matrix contains four sets of MOSFETs, each with four different geometries that can be biased independently. Thus the worst-case bias scenarios can be determined. The MOSFET matrix was fabricated at a silicon foundry using a radiation-soft CMOS p-well LOCOS process. Co-60 irradiation results for the n-MOSFETs showed a threshold-voltage shift of -3 mV/krad(Si), whereas the p-MOSFETs showed a shift of 21 mV/krad(Si). The worst-case threshold-voltage shift occurred for the n-MOSFETs, with a gate bias of 5 V during the anneal. For the p-MOSFETs, biasing did not affect the shift in the threshold voltage. A parasitic MOSFET dominated the leakage of the n-MOSFET biased with 5 V on the gate during irradiation. Co-60 test results for other parameters are also presented.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	1529
Ending Page	1535
Page Count	7
File Size	629539
File Format	PDF
ISSN	00189499
Volume Number	35
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET circuits Threshold voltage Circuit testing Inverters Cobalt Annealing Semiconductor device measurement FETs Timing Kelvin
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-Gate MOSFET Design

Low power CMOS sub-threshold circuits

Radiation dependence of inverter propagation delay from timing sampler measurements

A proper deep submicron MOSFET model (PDSMM) and its applications for delay modeling of CMOS inverters

A generalized tanh law MOSFET model and its applications to CMOS inverters

Threshold voltage extraction circuit for low voltage CMOS design using basic long-channel MOSFET

Test circuits for extracting sub-100nm MOSFET technology variations with the MOSFET model HiSIM

Leak current characterization in high frequency operation of CMOS circuits fabricated on SOI substrate

A circuit design for the improvement of radiation hardness in CMOS digital circuits

A CMOS matrix for extracting MOSFET parameters before and after irradiation

Similar Documents

Multi-Gate MOSFET Design

Low power CMOS sub-threshold circuits

Radiation dependence of inverter propagation delay from timing sampler measurements

A proper deep submicron MOSFET model (PDSMM) and its applications for delay modeling of CMOS inverters

A generalized tanh law MOSFET model and its applications to CMOS inverters

Threshold voltage extraction circuit for low voltage CMOS design using basic long-channel MOSFET

Test circuits for extracting sub-100nm MOSFET technology variations with the MOSFET model HiSIM

Leak current characterization in high frequency operation of CMOS circuits fabricated on SOI substrate

A circuit design for the improvement of radiation hardness in CMOS digital circuits

A CMOS matrix for extracting MOSFET parameters before and after irradiation