NDLI: Clock Synchronization in Distributed Real-Time Systems

Content Provider	IEEE Xplore Digital Library
Author	Kopetz, Hermann Ochsenreiter, Wilhelm
Copyright Year	1968
Abstract	The generation of a fault-tolerant global time base with known accuracy of synchronization is one of the important operating system functions in a distributed real-time system. Depending on the types and number of tolerated faults, this paper presents upper bounds on the achievable synchronization accuracy for external and internal synchronization in a distributed real-time system. The concept of continuous versus instantaneous synchronization is introduced in order to generate a uniform common time base for local, global, and external time measurements. In the last section, the functions of a VLSI clock synchronization unit, which improves the synchronization accuracy and reduces the CPU load, are described. With this unit, the CPU overhead and the network traffic for clock synchronization in state-of-the-art distributed real-time systems can be reduced to less than 1 percent.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	933
Ending Page	940
Page Count	8
File Size	2273356
File Format	PDF
ISSN	00189340
Volume Number	C-36
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Synchronization Clocks Accuracy Real time systems Delay Time measurement Fault tolerance VLSI clock Distributed real-time systems external synchronization fault-tolerant clock synchronization internal synchronization synchronization accuracy
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A modified physical clock synchronization algorithm

An improved hardware implementation of the fault-tolerant clock synchronization algorithm for large multiprocessor systems

Integration of internal and external clock synchronization by the combination of clock-state and clock-rate correction in fault-tolerant distributed systems

Fault-tolerant clock synchronization in large multicomputer systems

Clock Synchronization of a Large Multiprocessor System in the Presence of Malicious Faults

The MAFT architecture for distributed fault tolerance

Synchronization of fault-tolerant clocks in the presence of malicious failures

Fault-tolerant clock synchronization for distributed systems with high message delay variation

Fault-tolerant external clock synchronization

Clock Synchronization in Distributed Real-Time Systems

Similar Documents

A modified physical clock synchronization algorithm

An improved hardware implementation of the fault-tolerant clock synchronization algorithm for large multiprocessor systems

Integration of internal and external clock synchronization by the combination of clock-state and clock-rate correction in fault-tolerant distributed systems

Fault-tolerant clock synchronization in large multicomputer systems

Clock Synchronization of a Large Multiprocessor System in the Presence of Malicious Faults

The MAFT architecture for distributed fault tolerance

Synchronization of fault-tolerant clocks in the presence of malicious failures

Fault-tolerant clock synchronization for distributed systems with high message delay variation

Fault-tolerant external clock synchronization

Clock Synchronization in Distributed Real-Time Systems