NDLI: Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits

Content Provider	IEEE Xplore Digital Library
Author	Ki Soo Hwang Mercer, M.R.
Copyright Year	1982
Abstract	In this paper, we analyze combinational logic circuits using "fan-out constraints" to generate tests for single stuck-at faults. A method of circuit transformation is employed to explicitly derive "fan-out constraints for controllability" and "fan-out constraints for observability," which are dependent Boolean functions and Boolen difference functions, respectively, in terms of primary inputs and fan-out stems. Then, a simplified version of a test generation algorithm which uses only the fan-out constraints for controllability at internal reconvergent fan-out stems is illustrated with an example. This approach differs from earlier work in that information about the circuit is accumulated and refined as the test generation process proceeds. In this test generation algorithm, the dependencies among fan-out nodes are ordered and solved in a hierarchical fashion so that the computation time for generating tests and detecting redundant faults can be greatly reduced--especially for locally redundant or "difficult" faults.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	564
Ending Page	572
Page Count	9
File Size	1492904
File Format	PDF
ISSN	02780070
Volume Number	5
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Logic testing Combinational circuits Circuit faults Controllability Circuit analysis Observability Boolean functions Electrical fault detection Fault detection
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic test vector generation for bridging faults detection in combinational circuits using false Boolean functions

Design of robustly testable combinational logic circuits

Computational complexity of controllability/observability problems for combinational circuits

COMPACTEST: a method to generate compact test sets for combinational circuits

On the fault coverage of gate delay fault detecting tests

Design of multioutput CMOS combinational logic circuits for robust testability

A complement-based fast algorithm to generate universal test sets for multi-output functions

On multiple fault analysis in combinational circuits by means of Boolean difference

Computational complexity of controllability/observability problems for combinational circuits

Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits

Similar Documents

Automatic test vector generation for bridging faults detection in combinational circuits using false Boolean functions

Design of robustly testable combinational logic circuits

Computational complexity of controllability/observability problems for combinational circuits

COMPACTEST: a method to generate compact test sets for combinational circuits

On the fault coverage of gate delay fault detecting tests

Design of multioutput CMOS combinational logic circuits for robust testability

A complement-based fast algorithm to generate universal test sets for multi-output functions

On multiple fault analysis in combinational circuits by means of Boolean difference

Computational complexity of controllability/observability problems for combinational circuits

Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits