NDLI: Fault-Tolerant Multiprocessors with Redundant-Path Interconnection Networks

Content Provider	IEEE Xplore Digital Library
Author	Raghavendra, C.S. Varma, A.
Copyright Year	1968
Abstract	In this paper, we study fault-tolerant multiprocessor systems employing redundant-path multistage interconnection networks. Such systems permit interprocessor communication in the presence of faulty components in the network. The interconnection network considered is a delta network augmented with an extra switching stage in front. When the first and last stages are fault-free, the extra-stage delta networks continue to provide full access in the presence of all single and many multiple faults in switching elements of the intermediate stages. In this paper, we use graph-theoretic techniques to study the problem of routing permutations in extra-stage delta networks when faults are present in the network. We first formulate the problem of performing an arbitrary permutation on the fault-free network as a vertex-coloring problem and later extend this to networks with noncritical faults. Although the general problem of realizing a permutation in the minimum number of passes is intractable, classes of permutations with some regularity can be routed optimally. To illustrate the idea, we consider the class of BPC (bit permute-complement) permutations: algorithms for performing arbitrary permutations in this class on the extra-stage delta network are given, both for the fault-free network and for a network with noncritical faults.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	307
Ending Page	316
Page Count	10
File Size	3156404
File Format	PDF
ISSN	00189340
Volume Number	C-35
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	redundant-path interconnection BPC permutations delta networks fault- tolerant routing graph coloring multiprocessor systems multistage interconnection omega network permutation networks
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Class of Redundant Path Multistage Interconnection Networks

Fault-tolerant routing in multistage interconnection networks

A Connecting Network with Fault Tolerance Capabilities

A fault-tolerant rearrangeable permutation network

Distributed fault diagnosis in multistage network-based multiprocessors

A testbed for evaluation of fault-tolerant routing in multiprocessor interconnection networks

Fault tolerant algorithms for broadcasting on the star graph network

A synthesis approach to design optimally fault tolerant network architecture

Failure dependent performance analysis of a fault-tolerant multistage interconnection network

Fault-Tolerant Multiprocessors with Redundant-Path Interconnection Networks

Similar Documents

A Class of Redundant Path Multistage Interconnection Networks

Fault-tolerant routing in multistage interconnection networks

A Connecting Network with Fault Tolerance Capabilities

A fault-tolerant rearrangeable permutation network

Distributed fault diagnosis in multistage network-based multiprocessors

A testbed for evaluation of fault-tolerant routing in multiprocessor interconnection networks

Fault tolerant algorithms for broadcasting on the star graph network

A synthesis approach to design optimally fault tolerant network architecture

Failure dependent performance analysis of a fault-tolerant multistage interconnection network

Fault-Tolerant Multiprocessors with Redundant-Path Interconnection Networks