NDLI: An analytical treatment of the performance of submicrometer FET logic

Content Provider	IEEE Xplore Digital Library
Author	Simmons, J.G. Taylor, G.W.
Copyright Year	1966
Description	A self-consistent periodic approach is presented for analyzing the waveforms and for obtaining an analytical expression for the propagation delay of a submicrometer expression for the propagation delay of a submicrometer FET ring oscillator. Rather than using a step input to the inverter to estimate the propagation delay, which greatly overestimates the propagation delay, or an arbitrary ramp input, the actual waveform input is used, which is generated from the periodic equations associated with the ring oscillator. The equations for the waveforms, propagation delay, dynamic transfer characteristics, and dynamic load lines are obtained in closed form in terms of the electrical parameters of the driver and load devices of the inverters. The calculated waveforms, propagation delays, etc. are compared with their computer simulations and the correlation is seen to be very good. Thus the analytical expressions permit a direct appreciation of the influence of the various device parameters on device performance, and as such provide useful information for the designer. The equations are used to analyze an actual 19-stage submicrometer silicon ring oscillator.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1242
Ending Page	1251
Page Count	10
File Size	962030
File Format	PDF
ISSN	00189200
Volume Number	20
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis FETs Logic Propagation delay Ring oscillators Inverters Equations Delay estimation Computer simulation Information analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Direct-coupled logic operation of GaAs column gate FET

An analytical delay expression for source-coupled FET logic (SCFL) inverters

Self-alignment processed amorphous silicon ring oscillators

Delay-time evaluation in ED MOS logic LSI

An analytical charge-based compact delay model for submicrometer CMOS inverters

A comprehensive delay macro modeling for submicrometer CMOS logics

Nonthreshold logic ring oscillators implemented with GaAs/(GaAl)As heterojunction bipolar transistors

Inversion-mode GaInAs MISFET ring oscillators

Direct-coupled FET logic circuits on InP

An analytical treatment of the performance of submicrometer FET logic

Similar Documents

Direct-coupled logic operation of GaAs column gate FET

An analytical delay expression for source-coupled FET logic (SCFL) inverters

Self-alignment processed amorphous silicon ring oscillators

Delay-time evaluation in ED MOS logic LSI

An analytical charge-based compact delay model for submicrometer CMOS inverters

A comprehensive delay macro modeling for submicrometer CMOS logics

Nonthreshold logic ring oscillators implemented with GaAs/(GaAl)As heterojunction bipolar transistors

Inversion-mode GaInAs MISFET ring oscillators

Direct-coupled FET logic circuits on InP

An analytical treatment of the performance of submicrometer FET logic