NDLI: A statistical model including parameter matching for analog integrated circuits simulation

Content Provider	IEEE Xplore Digital Library
Author	Inohira, S. Shinmi, T. Nagata, M. Toyabe, T. Iida, K.
Copyright Year	1963
Abstract	This paper describes a statistical model for circuit simulation that predicts variations in circuit behavior. This model includes parameter matching considerations critical to analog integrated circuits (IC's). The model is based on experimental data gathered from standard production bipolar-analog integrated chips. By using multivariate statistical techniques, the model is constructred having the two kinds of sub-models. One sub-model uses the eigenvalues and vectors of the correlation matrix, and then generates the correlation between devices on a chip. The other uses linear regression equations and generates the correlation within a device. The model has been implemented into a circuit simulator and statistical circuit simulations are performed. Measured device parameter variations in analog IC's are well reproduced within the practical execution time by the model. Simulation examples for analog IC's are demonstrated to illustrate the effectiveness of the model.
Sponsorship	IEEE Electron Devices Society
Starting Page	2177
Ending Page	2184
Page Count	8
File Size	881687
File Format	PDF
ISSN	00189383
Volume Number	32
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Statistical Model Including Parameter Matching for Analog Integrated Circuits Simulation

An improved GaAs device model for the simulation of analog integrated circuit

A statistical model for determining the minimum size in integrated circuits

Fully-depleted SOI CMOS for analog applications

A manufacturing process for analog and digital gallium arsenide integrated circuits

A VMOS-bipolar compatible technology for high-performance analog integrated circuits

1/f noise in CMOS transistors for analog applications

A Novel BJT Structure Implemented Using CMOS Processes for High-Performance Analog Circuit Applications

An analog CMOS IC for template matching

A statistical model including parameter matching for analog integrated circuits simulation

Similar Documents

A Statistical Model Including Parameter Matching for Analog Integrated Circuits Simulation

An improved GaAs device model for the simulation of analog integrated circuit

A statistical model for determining the minimum size in integrated circuits

Fully-depleted SOI CMOS for analog applications

A manufacturing process for analog and digital gallium arsenide integrated circuits

A VMOS-bipolar compatible technology for high-performance analog integrated circuits

1/f noise in CMOS transistors for analog applications

A Novel BJT Structure Implemented Using CMOS Processes for High-Performance Analog Circuit Applications

An analog CMOS IC for template matching

A statistical model including parameter matching for analog integrated circuits simulation