NDLI: Recursive Coverage Projection of Test Sets

Content Provider	IEEE Xplore Digital Library
Author	Agarwal, V.K. Masson, G.M.
Copyright Year	1968
Abstract	In the generation of test sets for the detection of stuck-type faults in combinational switching networks, it is an expedient and reasonably common assumption to consider explicitly faults only of specified sizes (for example, all single faults), and then to assume (or hope) that most or all faults of larger sizes will be covered (that is, detected) as well. This paper systematically addresses this aspect of multiple fault coverage in a quantitative manner for combinational networks, wherein only primary input fanout is allowed. A procedure is given to estimate (or project) the multiple fault coverage capability of a test set based on the known coverage capability of that test set for subsets of the multiple faults. This is accomplished by means of a recursive use of a detailed formula which exploits two fundamental interrelationships between test sets and faults. Based upon these results, it can be shown that the above-mentioned assumption must be made, in general, with discretion as its validity is highly network structure/test set dependent.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	865
Ending Page	870
Page Count	6
File Size	1404889
File Format	PDF
ISSN	00189340
Volume Number	C-28
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1979-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	recursive projection Consistency coverage fault detection internal fanout-free networks multiple faults
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Diagnosing Single Faults in Fanout-Free Combinational Circuits

Fault Detection in Fanout-Free Combinational Networks

On Necessary and Sufficient Conditions for Multiple Fault Undetectability

The Influence of Masking Phenomenon on Coverage Capability of Single Fault Test Sets in PLA's

Fault Detecting Test Sets for Reed-Muller Canonic Networks

Universal Test Sets for Logic Networks

Diagnosis of Faults in Linear Tree Networks

Complete Test Sets for Logic Functions

Multiple Fault Detection in Combinational Networks

Recursive Coverage Projection of Test Sets

Similar Documents

Diagnosing Single Faults in Fanout-Free Combinational Circuits

Fault Detection in Fanout-Free Combinational Networks

On Necessary and Sufficient Conditions for Multiple Fault Undetectability

The Influence of Masking Phenomenon on Coverage Capability of Single Fault Test Sets in PLA's

Fault Detecting Test Sets for Reed-Muller Canonic Networks

Universal Test Sets for Logic Networks

Diagnosis of Faults in Linear Tree Networks

Complete Test Sets for Logic Functions

Multiple Fault Detection in Combinational Networks

Recursive Coverage Projection of Test Sets