NDLI: The Distributed Pipeline

Content Provider	IEEE Xplore Digital Library
Author	Cooper, R.G.
Copyright Year	1968
Abstract	Due to the crossbar organization of typical multiprocessors, their cost grows as the square of the number of processors. The distributed pipeline (DP) is a concept which allows the construction and operation of very large multiprocessors; an example having 300 CPU's is described. The DP is an extension of the more traditional pipeline which has been used to implement highly concurrent computers. The DP allows increased concurrency, throughput determined by the average processing time, and the ability to operate at reduced size when one of the elements fails. Each element in a DP can implement a range of functions with little concern for speed matching between elements. The DP is therefore somewhat more general in application than the traditional pipeline, and has certain characteristics which are highly desirable in multiprocessors, e. g., potential for fault tolerance and simple throughput prediction.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	1123
Ending Page	1132
Page Count	10
File Size	2569081
File Format	PDF
ISSN	00189340
Volume Number	C-26
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1977-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Array of computers, computer architecture, computer network, distributed computer, distributed pipeline (DP), microcomputer, microprocessor, multiple-instruction multiple-data-stream (MIMD) computer, multiprocessor, pipeline.
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Multiple-Stream Registerless Shared-Resource Processor

An Alternative to the Distributed Pipeline

Two-Dimensional Microprocessor Pipelines for Image Processing

The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer

Parallelism and Array Processing

The ETH-Multiprocessor Empress: A Dynamically Configurable MIMD System

A Data Flow Multiprocessor

On a Varistructured Array of Microprocessors

A distributed VLSI architecture for efficient signal and data processing

The Distributed Pipeline

Similar Documents

A Multiple-Stream Registerless Shared-Resource Processor

An Alternative to the Distributed Pipeline

Two-Dimensional Microprocessor Pipelines for Image Processing

The NYU Ultracomputer&#8212;Designing an MIMD Shared Memory Parallel Computer

Parallelism and Array Processing

The ETH-Multiprocessor Empress: A Dynamically Configurable MIMD System

A Data Flow Multiprocessor

On a Varistructured Array of Microprocessors

A distributed VLSI architecture for efficient signal and data processing

The Distributed Pipeline

The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer