NDLI: On the Memory Conflict Problem in Multiprocessor Systems

Content Provider	IEEE Xplore Digital Library
Author	Kurtzberg, J.M.
Copyright Year	1968
Abstract	This paper presents quadratic programming models of memory conflict in multiprocessor systems where main memory consists of a set of memory modules common to all processors. Two jobs (programs) are said to be in conflict, or subject to memory conflict, whenever at a given time portions of them must be executed in the same memory module by different processors. We are interested in minimizing the total conflict by the proper assignment of jobs to main memory. Two allocation models are considered: one in which the jobs-to-memory assignment is to be made independent of any particular processors-to-jobs schedule, that is, expected memory conflict is to be minimized over the space of all schedules; and the second in which a definite processor schedule is assumed to be available. For both models, algorithms are formulated for the assignment of jobs to memory.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	286
Ending Page	293
Page Count	8
File Size	2352522
File Format	PDF
ISSN	00189340
Volume Number	C-23
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1974-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Allocation model, computer slowdown, feasible allocation, job (program) assignment, memory conflict, multiprocessor systems, quadratic programming model, shared storage environment, storage allocation algorithms, storage interference, storage lockout.
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memory Interference in Synchronous Multiprocessor Systems

Memory Allocations for Multiprocessor Systems That Incorporate Content-Addressable Memories

A Dynamic Memory Allocation Algorithm

Memory Assignment for Multiprocessor Caches through Grey Coloring

Cluster Queue Structure for Shared-Memory Multiprocessor Systems

Binary Search in a Multiprocessing Environment

A Transparent Distributed Shared Memory for Clustered Symmetric Multiprocessors

Fast Secure Communications in Shared Memory Multiprocessor Systems

A parameterized shared-memory scheme for parameterized metaheuristics

On the Memory Conflict Problem in Multiprocessor Systems

Similar Documents

Memory Interference in Synchronous Multiprocessor Systems

Memory Allocations for Multiprocessor Systems That Incorporate Content-Addressable Memories

A Dynamic Memory Allocation Algorithm

Memory Assignment for Multiprocessor Caches through Grey Coloring

Cluster Queue Structure for Shared-Memory Multiprocessor Systems

Binary Search in a Multiprocessing Environment

A Transparent Distributed Shared Memory for Clustered Symmetric Multiprocessors

Fast Secure Communications in Shared Memory Multiprocessor Systems

A parameterized shared-memory scheme for parameterized metaheuristics

On the Memory Conflict Problem in Multiprocessor Systems