NDLI: A High-Linearity WCDMA/GSM Reconfigurable Transceiver in 0.13-<formula formulatype=inline><tex Notation=TeX>$muhbox{m}$</tex> </formula> CMOS

Content Provider	IEEE Xplore Digital Library
Author	Yumei Huang Weinan Li Song Hu Renzhong Xie Xin Li Jian Fu Yu Sun Yaohua Pan Hu Chen Chen Jiang Junren Liu Qihui Chen Dong Qiu Yajie Qin Zhiliang Hong Xiaoyang Zeng
Copyright Year	1963
Abstract	This paper presents a dual-mode multiband transceiver with DigRF interface implemented in a 0.13-μm CMOS technology. Based on direct conversion architecture, blocks in the transceiver can be configured to simultaneously support wavelength code-division multiple access (WCDMA) band I and four Global System for Mobile Communications (GSM) bands (PCS/DCS/GSM900/GSM850). In the receiver path, the narrowband radio-frequency front-end is comprised of multiple-gated low-noise amplifiers with capacitive desensitization and current-mode passive mixers with the proposed second-order input intercept point (IIP2) calibration to comply for surface-acoustic-wave-less application. In the transmitter path, a high-linearity mixer and parallel Class-AB PA driver are adopted. Low-noise wideband frequency synthesizers with adaptive frequency calibration are proposed to cover all modes and bands. This reconfigurable transceiver achieves -5.6/-2/-6 dBm in-band third-order intercept point for WCDMA/GSM HB/GSM LB respectively, and >;65 dBm IIP2. At the maximum output power, the transmitter achieves 2.3% rms error vector magnitude for WCDMA I and 1.67° phase error for a GSM system.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	204
Ending Page	217
Page Count	14
File Size	3049315
File Format	PDF
ISSN	00189480
Volume Number	61
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiaccess communication Spread spectrum communication GSM Receivers Radio frequency Calibration Noise wavelength code-division multiple access (WCDMA) Digital-assisted dc offset calibration (DCOC) digital interface direct conversion error vector magnitude (EVM) Global System for Mobile Communications (GSM) second-order input intercept point (IIP2) multiband multimode surface acoustic wave (SAW)-less receiver
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2

Single-Chip Multiband EGPRS and SAW-Less LTE WCDMA CMOS Receiver With Diversity

A SAW-Less Receiver Front-End Employing Body-Effect Control IIP2 Calibration

An Area-Efficient 0.13-μm CMOS Multiband WCDMA/HSDPA Receiver

A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage Modulation

A Low-Power CMOS SAW-Less Quad Band WCDMA/HSPA/HSPA+/1X/EGPRS Transmitter

A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver

A +78 dBm IIP2 CMOS direct downconversion mixer for fully integrated UMTS receivers

A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE

A High-Linearity WCDMA/GSM Reconfigurable Transceiver in 0.13-$muhbox{m}$ CMOS

Similar Documents

A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2

Single-Chip Multiband EGPRS and SAW-Less LTE WCDMA CMOS Receiver With Diversity

A SAW-Less Receiver Front-End Employing Body-Effect Control IIP2 Calibration

An Area-Efficient 0.13-μm CMOS Multiband WCDMA/HSDPA Receiver

A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage Modulation

A Low-Power CMOS SAW-Less Quad Band WCDMA/HSPA/HSPA+/1X/EGPRS Transmitter

A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver

A +78 dBm IIP2 CMOS direct downconversion mixer for fully integrated UMTS receivers

A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE

A High-Linearity WCDMA/GSM Reconfigurable Transceiver in 0.13-$muhbox{m}$ CMOS