NDLI: 802.11a Compliant Spatial Diversity Receiver IC in <formula formulatype=inline><tex Notation=TeX>${hbox{0.25-}}mu{hbox {m}}$</tex></formula> BiCMOS

Content Provider	IEEE Xplore Digital Library
Author	Wickert, M. Mayer, U. Ellinger, F.
Copyright Year	1963
Abstract	This paper presents an integrated 802.11a compliant receiver integrated circuit (IC), which is capable of processing four antenna signals using RF multiple-input multiple-output (RF-MIMO) schemes. Following four low-noise amplifiers, the weighting is performed using Cartesian vector modulators, whose output signals are combined and down-converted. The baseband filters, variable gain amplifiers (VGAs), a quadrature voltage-controlled oscillator, and digital interfaces are integrated. Experimental results demonstrate the performance of the individual components, as well as the RF-MIMO capabilities of the whole chip. The IC achieves a receiver noise figure of 3.6 dB, a phase noise of -113 dBc/Hz at 1-MHz offset, and an equivalent Cartesian weighting precision of 6 × 6 bit. An RF input signal of up to -35.3 dBm (1-dB compression) can be processed, while the maximum RF path gain amounts to 28.6 dB. The baseband VGA provides further 9-61-dB gain in 64 steps.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	1097
Ending Page	1104
Page Count	8
File Size	1576924
File Format	PDF
ISSN	00189480
Volume Number	60
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gain Radio frequency Receivers Integrated circuits Noise measurement Antenna measurements Mixers wireless local-area network (WLAN) BiCMOS diversity receiver 802.11a RF integrated circuit (RFIC) RF multiple-input multiple-output (RF-MIMO)
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A $Q$ -Band Four-Element Phased-Array Front-End Receiver With Integrated Wilkinson Power Combiners in 0.18-$mu{{hbox{m}}}$ SiGe BiCMOS Technology

A fully integrated multiband MIMO WLAN transceiver RFIC

SiGe Analog AGC Circuit for an 802.11a WLAN Direct Conversion Receiver

Low Cost MIMO Testing for RF Integrated Circuits

Design of a MIMO Antenna with High Gain and Enhanced Isolation for WLAN Applications

Interference alignment in K-user multiple-input–multiple-output interference channels with partially coordinated receivers

A 5-GHz BiCMOS RFIC front-end for IEEE 802.11a/HiperLAN wireless LAN

Dual-Band WLAN Multiantenna System and Diversity/MIMO Performance Evaluation

A CMOS RF front-end for a multistandard WLAN receiver

802.11a Compliant Spatial Diversity Receiver IC in ${hbox{0.25-}}mu{hbox {m}}$ BiCMOS

Similar Documents

A $Q$ -Band Four-Element Phased-Array Front-End Receiver With Integrated Wilkinson Power Combiners in 0.18-$mu{{hbox{m}}}$ SiGe BiCMOS Technology

A fully integrated multiband MIMO WLAN transceiver RFIC

SiGe Analog AGC Circuit for an 802.11a WLAN Direct Conversion Receiver

Low Cost MIMO Testing for RF Integrated Circuits

Design of a MIMO Antenna with High Gain and Enhanced Isolation for WLAN Applications

Interference alignment in K-user multiple-input–multiple-output interference channels with partially coordinated receivers

A 5-GHz BiCMOS RFIC front-end for IEEE 802.11a/HiperLAN wireless LAN

Dual-Band WLAN Multiantenna System and Diversity/MIMO Performance Evaluation

A CMOS RF front-end for a multistandard WLAN receiver

802.11a Compliant Spatial Diversity Receiver IC in ${hbox{0.25-}}mu{hbox {m}}$ BiCMOS