Loading...
Please wait, while we are loading the content...
Similar Documents
Evaluation of bus based interconnect mechanisms in clustered VLIW architectures (2005)
| Content Provider | CiteSeerX |
|---|---|
| Author | Gangwar, Anup Preeti R., P. Balakrishnan, M. Kumar, Anshul |
| Description | In Proceedings of the Conference on Design, Automation and Test in Europe (DATE-2005 |
| Abstract | With new sophisticated compiler technology, it is possible to schedule distant instructions efficiently. As a consequence, the amount of exploitable instruction level parallelism (ILP) in applications has gone up considerably. However, monolithic register file VLIW architectures present scalability problems due to a centralized register file which is far slower than the functional units (FU). Clustered VLIW architectures, with a subset of FUs connected to any RF are the solution to this scalability problem. Recent studies with a wide variety of inter-cluster interconnection mechanisms have presented substantial gains in performance (number of cycles) over the most studied RFto-RF type interconnections. However, these studies have compared only one or two design points in the RF-to-RF interconnects design space. In this paper, we extend the previous reported work. We consider both multi-cycle and pipelined buses. To obtain realistic bus latencies, we synthesized the various architectures and found out post layout clock periods. The results demonstrate that while there is very little variation in interconnect area, all the bus based architectures are heavily performance constrained. Also, neither multi-cycle or pipelined buses nor increasing the number of buses itself is able to achieve performance comparable to point-to-point type interconnects. 1 |
| File Format | |
| Publisher Date | 2005-01-01 |
| Access Restriction | Open |
| Subject Keyword | Interconnect Mechanism Distant Instruction Pipelined Bus Studied Rfto-rf Type Interconnection Monolithic Register File Vliw Design Point Various Architecture Present Scalability Problem Realistic Bus Latency Substantial Gain Vliw Architecture Clock Period Centralized Register File Wide Variety Scalability Problem Inter-cluster Interconnection Mechanism Exploitable Instruction Level Parallelism Point-to-point Type Interconnects Interconnect Area New Sophisticated Compiler Technology Rf-to-rf Interconnects Design Space Recent Study Clustered Vliw Architecture Little Variation Functional Unit |
| Content Type | Text |
| Resource Type | Proceeding Conference Proceedings |
