Estimation of On-Chip Simultaneous Switching Noise in VDSM CMOS Circuits

Content Provider	CiteSeerX
Abstract	Abstract — On-chip simultaneous switching noise (SSN) has become an important issue in the design of power distribution networks in current VLSI/ULSI circuits. An analytical expression characterizing the simultaneous switching noise voltage is presented here based on a lumped  ¢¡¤ £ model. The waveform describing the SSN voltage is quite close to the waveform obtained from SPICE. The peak value of the simultaneous switching noise voltage based on this analytical expression is within 10 % as compared to SPICE simulations. I.
File Format	PDF
Access Restriction	Open
Subject Keyword	On-chip Simultaneous Switching Noise Peak Value Noise Voltage Spice Simulation Vdsm Cmos Circuit Ssn Voltage Current Vlsi Ulsi Circuit Power Distribution Network Abstract On-chip Analytical Expression Lumped Model
Content Type	Text