Loading...
Please wait, while we are loading the content...
Similar Documents
Physical Layout Automation for System-On-Packages
| Content Provider | CiteSeerX |
|---|---|
| Abstract | System-On-Package (SOP) paradigm proposes a unified chip-plus-package view of the design process, where heterogeneous system components such as digital ICs, analog/RF ICs, memory, optical interconnects, MEMS, and passive elements (RLC) are all packaged into a single high speed/density multi-layer SOP substrate. We propose a new chip/package co-design methodology for physical layout under the new SOP paradigm. This new methodology enables the physical layout design and analysis across all levels of the SOP design implementation, bridging gaps between IC design, package design, and package analysis to efficiently address timing closure and signal integrity issues for high-speed designs. In order to accomplish a rigorous performance and signal integrity optimization, efficient static timing analysis (STA), signal integrity analysis (SIA), and thermal and power analysis (TPA) tools are fully integrated into our co-design flow. Our unified wirecentric physical layout toolset that includes onchip/package wire generation, on-chip/package floorplanning, and on-chip/package wire synthesis provides wire solutions for all levels of the design hierarchy—including cell, block, and chip level for pure digital and mixed signal environment. In addition, onchip hard/soft IP (Intellectual Property) integration is supported in our co-design flow for shorter design times through design reuse. To the best of our knowledge, this paper is the first to address the chip/package co-design issues in System-On-Package (SOP) physical layout. |
| File Format | |
| Access Restriction | Open |
| Subject Keyword | Sop Design Implementation Signal Integrity Analysis Signal Integrity Issue Rigorous Performance Optical Interconnects Analog Rf Ic Efficient Static Timing Analysis Co-design Flow Mixed Signal Environment Design Reuse Physical Layout Design Physical Layout Hard Soft Ip Unified Wirecentric Physical Layout Toolset Package Design New Sop Paradigm On-chip Package Wire Synthesis Pure Digital Chip Level High-speed Design Heterogeneous System Component Ic Design Onchip Package Wire Generation Power Analysis Passive Element Unified Chip-plus-package View Design Hierarchy Timing Closure Chip Package Co-design Issue Digital Ic On-chip Package Floorplanning New Chip Package Co-design Methodology Physical Layout Automation Signal Integrity Optimization Wire Solution |
| Content Type | Text |
| Resource Type | Article |
