Loading...
Please wait, while we are loading the content...
Similar Documents
Design of a Specific Instructions Set Processor for AES Algorithm
| Content Provider | CiteSeerX |
|---|---|
| Author | Shahbazi, Karim Eshghi, Mohammad |
| Abstract | In this paper, a new architecture for Advanced Encryption Standard (AES) Algorithm based on Application Specific Instruction set Processors (ASIP) design technique is proposed. The basic configuration is developed in order to reduce the execution clock pulses for the main specific instructions. According to the improvement of the first register configuration, two ASIPs are designed for AES algorithm. The second ASIP is 89 % faster and have 22 % less gates than the first proposed design. |
| File Format | |
| Access Restriction | Open |
| Subject Keyword | Aes Algorithm Specific Instruction Set Processor Basic Configuration Design Technique New Architecture First Register Configuration Advanced Encryption Standard Execution Clock Pulse Main Specific Instruction Second Asip Application Specific Instruction |
| Content Type | Text |