Automatic Extraction of Non-Iterated System Behavior from Verilog Specifications

Article

Modeling non-iterated system behavior with chu spaces (2008).

Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions

High level synthesis from sim-nml processor specifications (2001).

A verilog specification of stari (1998).

Model checking algorithms for analog verification (2002).

Automatic generation of Chu space model expressions for verification

Article

14.2 Automatic Abstraction and Verification of Verilog Models

Article

Specification and Automated Verification of Real-Time Behaviour - A Case Study (1995)

Article