Loading...
Please wait, while we are loading the content...
Similar Documents
The BlockBased Trace Cache (1999)
| Content Provider | CiteSeerX |
|---|---|
| Author | Black, Bryan Rychlik, Bohuslav Shen, John Paul |
| Description | Proceedings of the 26th International Symposium on Computer Architecture |
| Abstract | The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-based trace cache implementation that can achieve higher IPC performance with more efficient stor-age of traces. Instead of explicitly storing instructions of a trace, pointers to blocks constituting a trace are stored in a much smaller trace table. The block-based trace cache re-names fetch addresses at the basic block level and stores aligned blocks in a block cache. Traces are constructed by accessing the replicated block cache using block pointers from the trace table. Performance potential of the block-based trace cache is quantified and compared with perfect branch prediction and perfect fetch schemes. Comparing to the conventional trace cache, the block-based design can achieve higher IPC, with less impact on cycle time. Results: Using the SPECint95 benchmarks, a 16-wide realistic design of a block-based trace cache can improve performance 75 % over a baseline design and to within 7% of a baseline design with perfect branch prediction. With idealized trace prediction, it is shown the block-based trace cache with an 1K-entry block cache achieves the same per-formance of the conventional trace cache with 32K entries. 1 |
| File Format | |
| Publisher Date | 1999-01-01 |
| Access Restriction | Open |
| Subject Keyword | Basic Block Level Perfect Branch Prediction Baseline Design High Instruction Fetch Bandwidth Block-based Design Trace Cache Ipc Performance Block Cache Block Pointer Trace Table 1k-entry Block Cache Specint95 Benchmark Conventional Trace Cache Block-based Trace Cache New Block-based Trace Cache Implementation 16-wide Realistic Design Replicated Block Cache Perfect Fetch Scheme Blockbased Trace Cache Idealized Trace Prediction Performance Potential Dynamic Instruction Trace Efficient Stor-age |
| Content Type | Text |
| Resource Type | Proceeding Conference Proceedings |
