NDLI: The design of cost-effective stride-prefetching for modern processors

Please wait, while we are loading the content...

The design of cost-effective stride-prefetching for modern processors

Content Provider	CiteSeerX
Author	Al-Sukhni, Hassan Holt, James Connors, Daniel A. Snyder, Mike Smittle, Matt Grayson, Brian
Abstract	Abstract—Data prefetching of regular access patterns is an effective mechanism to hide the memory latency for modern microprocessors. However, to be included in an architecture design, prefetching systems must be cost-effective and have little impact to the microarchitecture. For example, while many proposed prefetching systems use the full program counter (PC) to help detect patterns with arbitrary strides, such systems are impractical and prohibitive. To overcome the issues related to using the entire PC for effective prefetching, this paper combines other instruction attributes with a small subset of the PC to help detect the regularity in program data accesses. Such detection is enabled by a finite state machine that resolves data stream allocation, maintains prefetch priorities, and manages prefetch run-ahead. The experimental results suggest that as little as 4 bits of the PC are sufficient to achieve within 1 % of the same prefetching effectiveness as using the full PC. I.
File Format	PDF
Language	English
Access Restriction	Open
Subject Keyword	Modern Processor Cost-effective Stride-prefetching Prefetch Priority Full Program Counter Experimental Result Regular Access Pattern Entire Pc Memory Latency Modern Microprocessor Prefetching Effectiveness Finite State Machine Arbitrary Stride Data Stream Allocation Effective Prefetching Full Pc Abstract Data Prefetching Architecture Design Program Data Access Effective Mechanism Small Subset Little Impact
Content Type	Text
Resource Type	Technical Report

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in