NDLI: Efficient Implementation of High-Level Parallel Programs (1991)

Please wait, while we are loading the content...

Efficient Implementation of High-Level Parallel Programs (1991)

Content Provider	CiteSeerX
Author	Bagrodia, Rajive Mathur, Sharad Hall, F. Boelter
Description	The efficiency of a parallel program is related to the implementation of its data structures on the distributed (or shared) memory of a specific architecture. This paper describes a declarative approach that may be used to modify the mapping of the program data on a specific architecture. The ideas are developed in the context of a new language called UC and its implementation on the Connection Machine. The paper also contains measurements on sample programs to illustrate the effectiveness of data mappings in improving the execution efficiency of example programs. 1 Introduction In designing parallel languages, software engineering concerns dictate that the language abstract out architectural details and present a simple virtual machine to the programmer. However, experience with programming parallel architectures has indicated that optimal performance can be extracted only by exploiting the communication topology of the architecture such that communication and synchronization costs ... In Fourth International Conference on Architectural Support for Programming Languages and Operating Systems
File Format	PDF
Language	English
Publisher Date	1991-01-01
Access Restriction	Open
Subject Keyword	Simple Virtual Machine Optimal Performance Declarative Approach Efficient Implementation Synchronization Cost Data Structure Specific Architecture Data Mapping Execution Efficiency Parallel Language Example Program Connection Machine Architectural Detail High-level Parallel Program Parallel Architecture Software Engineering Concern New Language Sample Program Program Data Language Abstract Communication Topology Parallel Program
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in