Loading...
Please wait, while we are loading the content...
Similar Documents
The Performance Impact of Incomplete Bypassing in Processor Pipelines (1995)
| Content Provider | CiteSeerX |
|---|---|
| Author | Ahuja, Pritpal S. Clark, Douglas W. Rogers, Anne |
| Description | In Proceedings of the 28th Annual International Symposium on Microarchitecture Pipelined processors employ hardware bypassing to eliminate certain pipeline hazards. Bypassing is logically simple but can be costly, especially in wide issue and deeply pipelined machines. In this paper bypassing is studied in detail, with an emphasis on designs in which the bypassing network is not complete. Cyclelevel simulations of a model of integer and floatingpoint pipelines running some of the SPEC92 benchmarks show that at least half of the instructions executed used a bypassed register result from a previous instruction. Missing bypasses induce interlock stalls. The paper reports measurements of the performance inpact of a number of pipeline configurations with incomplete bypassing networks. This impact ranges from a slowdown of just a few percent for a configuration with one late bypass missing to a slowdown of almost a factor of two for the integer pipe with no bypassing at all. Two types of code alterations reduce the new interlock stalls. A simple code transformation, th... |
| File Format | |
| Language | English |
| Publisher Date | 1995-01-01 |
| Access Restriction | Open |
| Subject Keyword | Paper Bypassing Performance Impact Integer Pipe Interlock Stall Processor Pipeline New Interlock Stall Wide Issue Bypassed Register Result Previous Instruction Floatingpoint Pipeline Late Bypass Performance Inpact Cyclelevel Simulation Pipeline Configuration Incomplete Bypassing Simple Code Transformation Code Alteration Bypassing Network Pipelined Machine Certain Pipeline Hazard |
| Content Type | Text |
| Resource Type | Article |
