Loading...
Please wait, while we are loading the content...
Similar Documents
Register Renaming and Dynamic Speculation: an Alternative Approach (1993)
| Content Provider | CiteSeerX |
|---|---|
| Author | Moudgill, Mayan Pingali, Keshav Vassiliadis, Stamatis |
| Description | In this paper, we present a novel mechanism that implements register renaming, dynamic speculation and precise interrupts. Renaming of registers is performed during the instruction fetch stage instead of the decode stage, and the mechanism is designed to operate in parallel with the tag match logic used by most cache designs. It is estimated that the critical path of the mechanism requires approximately the same number of logic levels as the tag match logic, and therefore should not impact cycle time. 1 Introduction Superscalar processors attempt to exploit instruction level parallelism by issuing multiple instructions in parallel, thereby improving performance. This improvement is limited by the amount of fine-grain parallelism present in the code. Several mechanisms have been developed that increase the number of instructions that a processor can issue in parallel, thereby increasing performance. This paper focuses on two such mechanisms: register renaming and dynamic speculation. A... |
| File Format | |
| Language | English |
| Publisher Date | 1993-01-01 |
| Publisher Institution | In Proceedings of MICRO-26 |
| Access Restriction | Open |
| Subject Keyword | Logic Level Fine-grain Parallelism Present Multiple Instruction Decode Stage Dynamic Speculation Instruction Fetch Stage Cycle Time Introduction Superscalar Processor Alternative Approach Tag Match Logic Novel Mechanism Critical Path Instruction Level Parallelism Register Renaming Several Mechanism Cache Design Precise Interrupt |
| Content Type | Text |
| Resource Type | Article |
